ATxmega128B1 Atmel Corporation, ATxmega128B1 Datasheet - Page 296

no-image

ATxmega128B1

Manufacturer Part Number
ATxmega128B1
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega128B1

Flash (kbytes)
128 Kbytes
Pin Count
100
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
53
Ext Interrupts
53
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
3
Twi (i2c)
1
Uart
2
Segment Lcd
160
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
8
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
10
Input Capture Channels
10
Pwm Channels
10
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega128B1-AU
Manufacturer:
TI
Quantity:
90
Part Number:
ATxmega128B1-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128B1-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128B1-CUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128B1-U
Manufacturer:
FUJITSU
Quantity:
632
23.6
8291A–AVR–10/11
CRC using the I/O Interface
CRC on the data passing through the DMA channel. The checksum is available for readout once
the DMA transaction is completed or aborted. A CRC can be performed not only on communica-
tion data, but also on data in SRAM or I/O memory by passing these data through a DMA
channel. If the latter is done, the destination register for the DMA data can be the data input
(DATAIN) register in the CRC module. Refer to
page 49
CRC can be performed on any data by loading them into the CRC module using the CPU and
writing the data to the DATAIN register. Using this method, an arbitrary number of bytes can be
written to the register by the CPU, and CRC is done continuously for each byte. New data can
be written for each cycle, or whenever new data or the CPU is available to load more data. The
CRC complete is signaled by writing to the BUSY bit in the STATUS register.
for more details on setting up DMA transactions.
”DMAC - Direct Memory Access Controller” on
Atmel AVR XMEGA B
296

Related parts for ATxmega128B1