LPC1112FHN33/203,5 NXP Semiconductors, LPC1112FHN33/203,5 Datasheet - Page 163

no-image

LPC1112FHN33/203,5

Manufacturer Part Number
LPC1112FHN33/203,5
Description
ARM Microcontrollers - MCU Cortex-M0 16kB flash up to 4 kB SRAM
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LPC1112FHN33/203,5

Rohs
yes
Core
ARM Cortex M0
Processor Series
LPC1112
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
16 KB
Data Ram Size
4 KB
On-chip Adc
Yes
Operating Supply Voltage
1.8 V to 3.6 V
Operating Temperature Range
- 65 C to + 150 C
Package / Case
HVQFN-33
Mounting Style
SMD/SMT
Factory Pack Quantity
260
NXP Semiconductors
Table 165. LPC1110/11/12 pin description table (SO20 and TSSOP20 package with I
UM10398
User manual
Symbol
PIO0_9/MOSI0/
CT16B0_MAT1
SWCLK/PIO0_10/
SCK0/
CT16B0_MAT2
R/PIO0_11/
AD0/CT32B0_MAT3
PIO1_0 to PIO1_7
R/PIO1_0/
AD1/CT32B1_CAP0
R/PIO1_1/
AD2/CT32B1_MAT0
R/PIO1_2/
AD3/CT32B1_MAT1
SWDIO/PIO1_3/
AD4/CT32B1_MAT2
PIO1_6/RXD/
CT32B0_MAT0
PIO1_7/TXD/
CT32B0_MAT1
2
3
4
7
8
9
10
11
12
[3]
[3]
[5]
[5]
[5]
[5]
[5]
[3]
[3]
Start
logic
input
yes
yes
yes
yes
no
no
no
no
no
Chapter 10: LPC111x Pin configuration (LPC1100L series, TSSOP, DIP,
Type Reset
I/O
I/O
O
I
I/O
I/O
O
I
I/O
I
O
I/O
I
I/O
I
I
O
I/O
I
O
I
I/O
I
O
I/O
I/O
I
O
I/O
I
O
I/O
O
O
All information provided in this document is subject to legal disclaimers.
Rev. 12 — 24 September 2012
state
[1]
I; PU
-
-
I; PU
-
-
-
I; PU
-
-
-
I; PU
-
-
-
I; PU
-
-
-
I; PU
-
-
-
I; PU
-
-
-
I; PU
-
-
I; PU
-
-
Description
PIO0_9 — General purpose digital input/output pin.
MOSI0 — Master Out Slave In for SPI0.
CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
SWCLK — Serial wire clock.
PIO0_10 — General purpose digital input/output pin.
SCK0 — Serial clock for SPI0.
CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
R — Reserved. Configure for an alternate function in the
IOCONFIG block.
PIO0_11 — General purpose digital input/output pin.
AD0 — A/D converter, input 0.
CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
Port 1 — Port 1 is a 12-bit I/O port with individual direction and
function controls for each bit. The operation of port 1 pins depends
on the function selected through the IOCONFIG register block.
R — Reserved. Configure for an alternate function in the
IOCONFIG block.
PIO1_0 — General purpose digital input/output pin.
AD1 — A/D converter, input 1.
CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
R — Reserved. Configure for an alternate function in the
IOCONFIG block.
PIO1_1 — General purpose digital input/output pin.
AD2 — A/D converter, input 2.
CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
R — Reserved. Configure for an alternate function in the
IOCONFIG block.
PIO1_2 — General purpose digital input/output pin.
AD3 — A/D converter, input 3.
CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO — Serial wire debug input/output.
PIO1_3 — General purpose digital input/output pin.
AD4 — A/D converter, input 4.
CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO1_6 — General purpose digital input/output pin.
RXD — Receiver input for UART.
CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO1_7 — General purpose digital input/output pin.
TXD — Transmitter output for UART.
CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
2
C-bus pins)
UM10398
…continued
© NXP B.V. 2012. All rights reserved.
163 of 538

Related parts for LPC1112FHN33/203,5