ALXD800EEXJ2VD AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VD Datasheet - Page 249

no-image

ALXD800EEXJ2VD

Manufacturer Part Number
ALXD800EEXJ2VD
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of ALXD800EEXJ2VD

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
453
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
784
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
ALXD800EEXJ2VD C3
Quantity:
91
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
INTEL
Quantity:
472
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
AMD
Quantity:
20 000
Graphics Processor
6.3.8.3
The Graphics Processor contains hardware support for
color expansion of monochrome source data. Those pixels
corresponding to a clear bit in the source data are rendered
using the color specified in the GP_SRC_COLOR_BG reg-
ister (GP Memory Offset 14h), and the pixels that are set in
the source data are rendered using the color specified in
the GP_SRC_COLOR_FG register (GP Memory Offset
10h).
6.3.8.4
If
GP_RASTER_MODE
38h[11]), not all source pixels result in a write to the frame
buffer.
In monochrome mode, source pixels that are clear are
inhibited from writing to the frame buffer, so only fore-
ground colored pixels are written.
In color mode, the source pixel is compared to the value
stored in the GP_SRC_COLOR_FG register (GP Memory
Offset 10h). The resulting compare is masked by the value
in the GP_SRC_COLOR_BG register (GP Memory Offset
14h), allowing color keying on specific channels within a
pixel. If all the bits that are not masked compare with their
corresponding bits in the GP_SRC_COLOR_FG register,
then the pixel write is inhibited. For example, to make all
blue
AMD Geode™ LX Processors Data Book
the
Pattern (bit)
pixels
Source Expansion
Source Transparency
source
0
0
0
0
1
1
1
1
ROP
CCh
F0h
5Ah
66h
55h
33h
transparent
transparency
register
Table 6-25. GP_RASTER_MODE Bit Patterns
(GP
bit
in
Source (bit)
Table 6-26. Common Raster Operations
Output = Pattern xor destination
Description
Output = Pattern
Output = Source
Output = Source xor destination
Output = ~Destination
Output = ~Source
is
Memory
8-bpp
0
0
1
1
0
0
1
1
set
in
mode,
Offset
the
GP_SRC_COLOR_FG is loaded with 03h (hardware
expands
GP_SRC_COLOR_BG (GP Memory Offset 14h) is loaded
with FFh (perform compare on all bits). To make all pixels
transparent that have more than 50% in their alpha chan-
nel for 32-bpp data, load GP_SRC_COLOR_FG with
80000000h and GP_SRC_COLOR_BG with 80000000h.
6.3.9
When required by the raster operation or alpha blender,
destination data is fetched from the frame buffer memory.
This data is required to be in color at the depth specified (8-
, 16-, or 32-bpp). Source or pattern transparent mode does
not necessarily require destination data to be fetched,
since transparent pixels are inhibited from being written to
the frame buffer rather than re-written with the destination
data. Transparency is never keyed off of destination data.
6.3.10
The GP_RASTER_MODE register (GP Memory Offset
38h) specifies how the pattern data, source data, and des-
tination data are combined to produce the output from the
Graphics Processor. The definition of the ROP value
matches that of the Microsoft
Windows
directly into hardware. See Table 6-25 and Table 6-26 for
the definition of the ROP value.
Destination (bit)
®
0
1
0
1
0
1
0
1
Destination Data
Raster Operations (ROP)
display drivers to load the raster operation
this
into
33234C
four
®
API. This allows Microsoft
blue
Output (bit)
ROP[0]
ROP[1]
ROP[2]
ROP[3]
ROP[4]
ROP[5]
ROP[6]
ROP[7]
pixels)
and
249

Related parts for ALXD800EEXJ2VD