ALXD800EEXJ2VD AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VD Datasheet - Page 668

no-image

ALXD800EEXJ2VD

Manufacturer Part Number
ALXD800EEXJ2VD
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of ALXD800EEXJ2VD

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
453
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
784
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
ALXD800EEXJ2VD C3
Quantity:
91
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
INTEL
Quantity:
472
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
AMD
Quantity:
20 000
8.4.1
8.4.1.1
Operation
DEST[31:0] <= reciprocal(SRC[31:0]);
DEST[63:32] <= RECIPROCAL(SRC[63:32]);
Description
PFRCPV performs the same operation as the PFRCP instruction except that PFRCPV operates on both halves of its oper-
ands, while PFRCP operates on only bits [31:0] of its operand.
Flags Affected
None.
Exceptions
#GP(0)
#SS(0)
#PF(code)
#AC
#UD
Notes
This instruction is enabled by the INV_3DNOW_ENABLE bit (bit 1) of the ID_CONFIG MSR (MSR 00001250h).
8.4.1.2
Operation
Description
PFRSQRTV performs the same operation as the PFRSQRT instruction except that PFRSQRTV operates on both halves of
its operands, while PFSQRT operates on only bits [31:0] of its operand.
Flags Affected
None.
Exceptions
#GP(0)
#SS(0)
#PF(code)
#AC
#UD
Notes
This instruction is enabled by the INV_3DNOW_ENABLE bit (bit 1) of the ID_CONFIG MSR (MSR 00001250h).
668
DEST[31:0] <= reciprocal_SQUARE_ROOT(SRC[31:0]);
DEST[63:32] <= RECIPROCAL_SQUARE_ROOT(SRC[63:32]);
Opcode
0F 0F / 86
Opcode
0F 0F / 87
PFRSQRTV - Floating-Point Reciprocal Square Root Approximation
Non-Standard 3DNow!™ Technology Instructions
PFRCPV - Floating-Point Reciprocal Approximation
If a memory operand is illegal and not in SS.
If memory operand is illegal and in SS.
Page fault.
Unaligned access.
Illegal opcode.
If a memory operand is illegal and not in SS.
If memory operand is illegal and in SS.
Page fault.
Unaligned access.
Illegal opcode.
Instruction
PFRCPV xr,xr/m64
Instruction
PFRSQRTV xr,xr/m64
33234C
Clocks
2
Clocks
2
Description
Approximate reciprocal
Description
Approximate reciprocal square root
AMD Geode™ LX Processors Data Book
Instruction Set

Related parts for ALXD800EEXJ2VD