ALXD800EEXJ2VD AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VD Datasheet - Page 296

no-image

ALXD800EEXJ2VD

Manufacturer Part Number
ALXD800EEXJ2VD
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of ALXD800EEXJ2VD

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
453
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
784
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
ALXD800EEXJ2VD C3
Quantity:
91
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
INTEL
Quantity:
472
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
AMD
Quantity:
20 000
6.5.10
Figure 6-22 shows how the DC's timing registers are used
to control timings for interlaced display modes. The SMTPE
standards define the even and odd fields as starting at
VSYNC, while the register settings define the timings
based on the start of the active display region, as is com-
mon in (non-interlaced) VESA timing standards. As a
result, the V_Sync_End and V_Total register settings each
define a region that begins in the odd field and ends in the
next even field. Similarly, the V_Sync_Even_End and
.
296
1080i 50 Hz
Timing Set
Vertical Display Active
1080i
720i
525
625
Interlaced Timing Examples
VSYNC
33234C
Back Porch
16
22
12
20
80
Porch
Back
Table 6-43. Vertical Timing in Number of Lines
Figure 6-22. Interlaced Timing Settings
Odd Field
V_Active_End
V_Sync_Start
V_Sync_End
V_Total
Active
Active Region
242
288
360
540
540
Odd Field
Front Porch
Porch
2
2
3
3
5
Front
V_Total_Even register settings each define a region that
begins in the even field and ends in the next odd field.
All register values are in hex; assuming VSYNC pulse
width of one line.
Table 6-43 lists timings for various interlaced modes for ref-
erence. The user should verify these timings against cur-
rent specifications for their application.) Table 6-44 on page
297 provides the corresponding register settings (hexadec-
imal values) for these modes. The VSYNC pulse is
assumed to be one line wide. Further information on these
registers can be found in Section 6.6.5 on page 325.
Porch
Back
Back Porch
V_Active_Even_End
V_Sync_Even_Start
V_Sync_Even_End
V_Total_Even
17
23
13
20
80
Active Region
Even Field
AMD Geode™ LX Processors Data Book
Even Field
Active
241
288
360
540
540
Porch
Front
Display Controller
Front Porch
Porch
Back
3
2
2
2
5

Related parts for ALXD800EEXJ2VD