ALXD800EEXJ2VD AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VD Datasheet - Page 497

no-image

ALXD800EEXJ2VD

Manufacturer Part Number
ALXD800EEXJ2VD
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of ALXD800EEXJ2VD

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
453
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
784
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
ALXD800EEXJ2VD C3
Quantity:
91
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
INTEL
Quantity:
472
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
AMD
Quantity:
20 000
Video Input Port Register Descriptions
6.10.2.13 VIP Task A V Offset (VIP_TASK_A_V_OFFSET)
VIP Memory Offset 30h
Type
Reset Value
6.10.2.14 VIP Task A U Offset (VIP_TASK_A_U_OFFSET)
VIP Memory Offset 34h
Type
Reset Value
6.10.2.15 VIP Task B Video Even Base/Horizontal End (VIP_TASK_B_VID_EVEN_BASE_HORIZ_END)
VIP Memory Offset 38h
Type
Reset Value
AMD Geode™ LX Processors Data Book
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31:0
31:0
Bit
Bit
Name
TASK_A_V_
ODD_OFFSET
Name
Task A U Odd
Offset
R/W
00000000h
R/W
00000000h
R/W
00000000h
VIP_TASK_B_VID_EVEN_BASE_HORIZ_END Register Map
Description
Task A V Odd Offset. This register determines the starting address of the V buffer when
data is stored in planar format. The start of the V buffer is determined by adding the con-
tents of this register to that of the base address. This value must be 32-byte aligned. (Bits
[4:0] are required to be 00000.)
Description
Task A U Odd Offset. This register determines the starting address of the U buffer when
data is stored in planar format. For interlaced input, this register will determine the start-
ing address of the U data for the odd field. The start of the U buffer is determined by add-
ing the contents of this register to that of the base address. This value needs to be 32-
byte aligned. (Bits [4:0] are required to be 00000.)
TASK_B_VID_EVEN_BASE_HORIZ_END (601 type modes)
VIP_TASK_A_V_OFFSET Bit Descriptions
VIP_TASK_A_U_OFFSET Bit Descriptions
VIP_TASK_A_V_OFFSET Register Map
VIP_TASK_A_U_OFFSET Register Map
TASK_A_V_ODD_OFFSET
Task A U Odd Offset
9
9
9
8
8
8
33234C
7
7
7
6
6
6
5
5
5
4
4
4
Program to 00000
Program to 00000
3
3
3
2
2
2
1
1
1
497
0
0
0

Related parts for ALXD800EEXJ2VD