ALXD800EEXJ2VD AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VD Datasheet - Page 257

no-image

ALXD800EEXJ2VD

Manufacturer Part Number
ALXD800EEXJ2VD
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of ALXD800EEXJ2VD

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
453
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
784
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
ALXD800EEXJ2VD C3
Quantity:
91
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
INTEL
Quantity:
472
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
AMD
Quantity:
20 000
Graphics Processor Register Definitions
6.4.2
6.4.2.1
GP Memory Offset 00h
Type
Reset Value
GP_DST_OFFSET is used to give a starting location for the destination of a BLT or vector in the destination region of mem-
ory. It consists of three fields, the OFFSET, XLSBS and YLSBS. The OFFSET is a pointer, which when added to the desti-
nation base address, gives the memory address of the first byte of the BLT or vector. For a left-to-right direction BLT or a
vector, the address should be aligned to the least significant byte of the first pixel, since this is the leftmost byte. For a right-
to-left direction BLT, the address should be aligned to the most significant byte of the first pixel, since this is the rightmost
byte of the BLT. The address alignment must also be correct with respect to the pixel depth. In 32-bpp mode, the address
specified must be aligned to the least significant or most significant byte of a DWORD, depending upon BLT direction. Pix-
els may not straddle a DWORD boundary. In 16-bpp mode, the address specified must be aligned to a 16-bit boundary. The
XLSBS and YLSBS are used to inform the hardware of the location of the pixel within the pattern memory for pattern align-
ment.
6.4.2.2
GP Memory Offset 04h
Type
Reset Value
GP_SRC_OFFSET is used during a BLT to give a starting location for the source in the source region of memory. In this
mode, the register consists of two fields, the OFFSET and XLSBS. The OFFSET is a pointer, which when added to the
source base address, gives the memory location of the byte containing the first pixel of the BLT. As in the destination offset,
this value must be aligned correctly for BLT direction and pixel depth. When host source data is used, the two LSBs of the
OFFSET must still be initialized with the byte location of the first source pixel in the host source data stream. The XLSBs
are used when the source is monochrome to give an offset within the specified byte to the bit representing the starting pixel.
In byte-packed mode, the XLSBs are used to index into the first byte of every new line of source data. In unpacked mode,
both the OFFSET and XLSBs are used to index into the first DWORD of every new line of source data.
AMD Geode™ LX Processors Data Book
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
YLSBS
31:29
28:26
25:24
RSVD
23:0
Bit
Graphics Processor Configuration Registers
Destination Offset (GP_DST_OFFSET)
Source Offset (GP_SRC_OFFSET)
Name
YLSBS
XLSBS
RSVD
OFFSET
XLSBS
XLSBS
R/W
00000000h
R/W
00000000h
RSVD
RSVD
Description
Y LSBs. Indicates Y coordinate of starting pixel within pattern memory.
X LSBs. Indicates X coordinate of starting pixel within pattern memory.
Reserved. Write as read.
Offset. Offset from the destination base address to the first destination pixel.
GP_DST_OFFSET Bit Descriptions
GP_SRC_OFFSET Register Map
GP_DST_OFFSET Register Map
OFFSET
OFFSET
9
9
8
8
33234C
7
7
6
6
5
5
4
4
3
3
2
2
1
1
257
0
0

Related parts for ALXD800EEXJ2VD