ALXD800EEXJ2VD AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VD Datasheet - Page 325

• Manufacturer Part Number: ALXD800EEXJ2VD
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of ALXD800EEXJ2VD

• Operating Temperature (min): 0C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Compliant

Display Controller Register Descriptions
6.6.5
The DC timing registers control the generation of sync, blanking, and active display regions. These registers are generally
programmed by the BIOS from an INT 10h call or by the extended mode driver from a display timing file.
Example: To display a 1024x768 graphics (frame buffer) image on a 720x483/59.94 television. The DC CRTC settings are
as follows:
Note: The above timings are based on tables B.1 and B.2 in the ANSI/SMTPE 293M-1996 spec. They assume that the
The DC_GFX_SCALE (DC Memory Offset 090h) register would be set up to scale the 1024x768 image to a 720x483
frame:
v_scale = (768/(483-1)) = 1.593360995...
h_scale = (1024/(720 - 1)) = 1.424200278...
DC_GFX_SCALE = 65F9_5B26h
(v_scale = 1.593322754; h_scale = 1.424194336)
In addition, the FILT_ENA and INTL_EN bits would be set (DC Memory Offset 94h[12,11] = 11), and the filter coefficients
would be programmed. This example also presumes that the FLICK_EN bit is set (DC Memory Offset 0D4h[24] = 1).
Because the output is to be interlaced, the flicker filter can be used. (Use of the flicker filter is not required.) For information
on the configuration bits for the flicker filter, see "DC GenLock Control (DC_GENLK_CTL)" on page 348.
AMD Geode™ LX Processors Data Book
DC_H_ACTIVE_TIMING (040h) = 0x035A_02D0
DC_H_BLANK_TIMING (044h) = 0x35A_02D0
DC_H_SYNC_TIMING (048h) = 0x031F_02E0
DC_V_ACTIVE_TIMING (050h) = 0x0106_00F1
DC_V_BLANK_TIMING (054h) = 0x0106_00F1
DC_V_SYNC_TIMING (058h) = 0x00F6_00F5
DC_V_ACTIVE_EVEN_TIMING (0E4h) =
0x0105_00F0
DC_V_BLANK_EVEN_TIMING (0E8h) =
0x0105_00F0
DC_V_SYNC_EVEN_TIMING (0ECh) = 0x00F6_00F5
DC_B_ACTIVE (05Ch) = 03FF_02FFh
frame buffer image should be displayed over the entire 720x483 screen, with no additional border.
Timing Registers
// h_total = 858; h_active = 720
// h_blank_start = 720; h_blank_end=858 -- no overscan
// h_sync start = 736; h_sync_end = 799
// v_total = 262 (even) 263(odd); v_active = 241 (even & odd)
// v_blank_start = 241; v_blank_end = 262 -- no overscan
// v_sync_start = 245; vsync_end = 246
// v_total = 261; v_active = 240
// v_blank_start = 240; v_blank_end = 261
// v_sync_start = 245; v_sync_end = 246
// frame buffer size1024x768
33234C
325