ALXD800EEXJ2VD AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VD Datasheet - Page 275

• Manufacturer Part Number: ALXD800EEXJ2VD
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of ALXD800EEXJ2VD

• Operating Temperature (min): 0C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Compliant

Graphics Processor Register Definitions
6.4.2.27 Interrupt Control (GP_INT_CNTRL)
GP Memory Offset 78h
Type
Reset Value
This register is used to control the interrupt signal from the GP. It contains a 16-bit mask and a 16-bit interrupt detect. The
mask portion is read/write. A bit set in the mask register disables the corresponding interrupt bit. At reset, all interrupts are
disabled. The interrupt detect bits are automatically set by the hardware to indicate that the corresponding condition has
occurred and that the mask bit for that condition is not set. The interrupt detect bits remain set until they are cleared by a
write to the GP_INT_CNTRL register. Writing a 1 to an interrupt detect bit clears the bit. Writing a 0 to an interrupt detect bit
has no effect. Therefore, all of the interrupts in the GP may be cleared by reading the GP_INT_CNTRL register and writing
back the value that was read. Whenever any of the interrupt detect bits are set in this register, the IN bit will be set in the
GP_BLT_STATUS register (GP Memory Offset 44h[1]).
AMD Geode™ LX Processors Data Book
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31:18
15:2
Bit
17
16
1
0
Name
RSVD
I1
I0
RSVD
M1
M0
R/W
0000FFFFh
RSVD
Description
Reserved. Read returns 0.
GP Idle Detect Interrupt.
Command Buffer Empty Detect Interrupt.
Reserved. Read returns 1.
GP Idle Mask Bit.
Command Buffer Empty Mask Bit.
GP_INT_CNTRL Bit Descriptions
GP_INT_CNTRL Register Map
I1 I0
RSVD
9
8
33234C
7
6
5
4
3
2
M1 M0
1
275
0