ALXD800EEXJ2VD AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VD Datasheet - Page 507

no-image

ALXD800EEXJ2VD

Manufacturer Part Number
ALXD800EEXJ2VD
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of ALXD800EEXJ2VD

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
453
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
784
Part Number:
ALXD800EEXJ2VD
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
ALXD800EEXJ2VD C3
Quantity:
91
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
INTEL
Quantity:
472
Part Number:
ALXD800EEXJ2VD-C3
Manufacturer:
AMD
Quantity:
20 000
Security Block
6.11
The Security block provides a hardware Advanced Encryp-
tion Standard (AES) encryption/decryption engine and
interface for accessing EEPROM memory for storing
unique IDs and/or security keys. The AES and EEPROM
sections have separate control registers but share a single
set of interrupt registers.
6.11.1
• AES
• EEPROM I/F
AMD Geode™ LX Processors Data Book
rqout
daout
dain
rqin
— Electronic Code Book (ECB) or Cipher Block
— CBC 128-bit hardware encryption and decryption
— DMA read and write (two contexts)
— Hidden key, (stored on EEPROM)
— Writable key can be written by the x86 processor
— Can use interrupts, SMIs, or be polled for completion
— Memory mapped register interface
— Provides 2K bit of EEPROM storage
— Programmable lock bits
Chaining (CBC) 128-bit hardware encryption and
decryption
status
Security Block
Security Block Features
Control
Clock
GLIU
Unit
slave
master
Figure 6-54. Security Block Diagram
Security Block
AES Engine
True Random Number Generator
Control
Clock
SB Specific
Control
Unit
Clock
Registers
• True Random Number Generator (TRNG)
Note: For security purposes, the EEPROM interface
6.11.1.1 Performance Metrics
• System goals:
Unit
DMA
EEPROM ID Interface
— Programmable “Hidden” AES key
— Can use interrupts, SMIs, or be polled for completion
— Memory mapped register interface
— Read via MSR
— 400 MHz GLIU interface
— > 40 MB/Sec. encrypt or decrypt
status
resets to the “debug disabled” state. It takes
approximately 490 us to read the EEPROM and
unlock the debug interface. Therefore, the “CPU
stall” feature must be available even when the
debug interface is disabled. Since the EEPROM
may not respond for up to 10 ms after a write oper-
ation, the time out for accessing the EEPROM is
set to approximately 17 ms. Therefore it takes
approximately 17 ms for a part without an
EEPROM to unlock after the release from reset.
Top
.
.
.
.
.
.
33234C
I/O
EEPROM
SCL
SDA
507

Related parts for ALXD800EEXJ2VD