UPD78F1152AGC-GAD-AX Renesas Electronics America, UPD78F1152AGC-GAD-AX Datasheet - Page 400

• Manufacturer Part Number: UPD78F1152AGC-GAD-AX
• Description: MCU 16BIT 78K0R/KX3 80-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Kx3r

Specifications of UPD78F1152AGC-GAD-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 65
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 8x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

<R>
398
(Essential)
(Selective)
(Selective)
(Selective)
(Selective)
(Selective)
(Selective)
(Essential)
(Essential)
(Essential)
Changing setting of SPSm register
Changing setting of SDRmn register
Changing setting of SMRmn register
Changing setting of SCRmn register
Changing setting of SOm register
Figure 12-35. Procedure for Resuming Master Reception
Starting setting for resumption
Starting communication
Writing to SSm register
Clearing error flag
Port manipulation
Port manipulation
CHAPTER 12 SERIAL ARRAY UNIT
User’s Manual U17893EJ8V0UD
Enable clock output of the target channel
by setting a port register and a port mode
register.
Disable clock output of the target
channel by setting a port register and a
port mode register.
Change the setting if an incorrect division
ratio of the operation clock is set.
Change the setting if an incorrect
transfer baud rate is set.
Change the setting if the setting of the
SMRmn register is incorrect.
Change the setting if the setting of the
SCRmn register is incorrect.
Manipulate the CKOmn bit and set a
clock output level.
Cleared by using SIRmn register if FEF,
PEF, or OVF flag remains set.
Set the SSmn bit of the target channel to
1 to set SEmn = 1.
Sets dummy data to the SIOp register
(bits 7 to 0 of the SDRmn register) and
start communication.