UPD78F1152AGC-GAD-AX Renesas Electronics America, UPD78F1152AGC-GAD-AX Datasheet - Page 859
UPD78F1152AGC-GAD-AX
Manufacturer Part Number
UPD78F1152AGC-GAD-AX
Description
MCU 16BIT 78K0R/KX3 80-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Kx3r
Datasheet
1.UPD78F1152AGC-GAD-AX.pdf
(908 pages)
Specifications of UPD78F1152AGC-GAD-AX
Core Processor
78K/0R
Core Size
16-Bit
Speed
20MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
65
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
UPD78F1152AGC-GAD-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
- Current page: 859 of 908
- Download datasheet (6Mb)
Watchdog
timer
Clock
output/
buzzer
output
controller
A/D
converter
Function
Setting overflow
time
Setting window
open period
Setting interval
interrupt
CKS0, CKS1:
Clock output
select registers
0, 1
PER0:
Peripheral
enable register 0
ADM: A/D
converter mode
register
A/D conversion
time selection
(2.7 V ≤ AV
5.5 V)
Details of
Function
REF0
≤
The watchdog timer continues its operation during self-programming of the flash
memory and EEPROM emulation. During processing, the interrupt acknowledge time
is delayed.
consideration.
When operating with the X1 oscillation clock after releasing the STOP mode, the CPU
starts operating after the oscillation stabilization time has elapsed.
Therefore, if the period between the STOP mode release and the watchdog timer
overflow is short, an overflow occurs during the oscillation stabilization time, causing a
reset.
When data is written to WDTE for the first time after reset release, the watchdog
timer is cleared in any timing regardless of the window open time, as long as the
register is written before the overflow time, and the watchdog timer starts counting
again.
The watchdog timer continues its operation during self-programming of the flash
memory and EEPROM emulation. During processing, the interrupt acknowledge
time is delayed.
consideration.
When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period
is 100% regardless of the values of WINDOW1 and WINDOW0.
Do not set the window open period to 25% if the watchdog timer corresponds to
either of the conditions below.
• When used at a supply voltage (V
• When stopping all main system clocks (internal high-speed oscillation clock, X1
• Low-power consumption mode
Consequently, set the overflow time in consideration of the oscillation stabilization
time when operating with the X1 oscillation clock and when the watchdog timer is to
be cleared after the STOP mode release by an interval interrupt.
Change the output clock after disabling clock output (PCLOEn = 0).
If the selected clock (f
becomes undefined.
When setting the A/D converter, be sure to set ADCEN to 1 first. If ADCEN = 0,
writing to a control register of the A/D converter is ignored, and, even if the register is
read, only the default value is read (except for port mode registers 2 (PM2)).
Be sure to clear bit 1 of the PER0 register to 0.
A/D conversion must be stopped before rewriting bits FR0 to FR2, LV1, and LV0 to
values other than the identical data.
Set the conversion times with the following conditions.
Conventional-specification products (
• 4.0 V ≤ AV
• 2.7 V ≤ AV
Functionally expanded products (
• 4.0 V ≤ AV
• 2.7 V ≤ AV
clock, and external main system clock) by use of the STOP mode or software.
APPENDIX B LIST OF CAUTIONS
User’s Manual U17893EJ8V0UD
REF0
REF0
REF0
REF0
Set the overflow time and window size taking this delay into
≤ 5.5 V: f
< 4.0 V: f
≤ 5.5 V: f
< 4.0 V: f
Set the overflow time and window size taking this delay into
MAIN
AD
AD
AD
AD
or f
= 0.6 to 3.6 MHz
= 0.6 to 1.8 MHz
= 0.33 to 3.6 MHz
= 0.33 to 1.8 MHz
SUB
) stops during clock output (PCLOEn = 1), the output
μ
PD78F115xA)
DD
μ
) below 2.7 V.
Cautions
PD78F115x)
p.305
p.306
p.306
p.306
p.306
p.307
p.310
p.310
p.315
p.315
p.316
p.317
(12/34)
857
Page
Related parts for UPD78F1152AGC-GAD-AX
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT STARTER FOR M16C/29
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/2D
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
R0K33062P STARTER KIT
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/23 E8A
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/25
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER H8S2456 SHARPE DSPLY
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C38C
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C35C
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8CL3AC+LCD APPS
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR RX610
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R32C/118
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT DEV RSK-R8C/26-29
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR SH7124
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR H8SX/1622
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT DEV FOR SH7203
Manufacturer:
Renesas Electronics America
Datasheet: