UPD78F1152AGC-GAD-AX Renesas Electronics America, UPD78F1152AGC-GAD-AX Datasheet - Page 862

• Manufacturer Part Number: UPD78F1152AGC-GAD-AX
• Description: MCU 16BIT 78K0R/KX3 80-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Kx3r

Specifications of UPD78F1152AGC-GAD-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 65
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 8x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

860
A/D
converter
Function
Noise
countermeasures
ANI0/P20 to
ANI7/P27
Input impedance
of ANI0 to ANI7
pins
AV
impedance
Interrupt request
flag (ADIF)
Conversion
results just after
A/D conversion
start
REF0
Details of
Function
pin input
To maintain the 10-bit resolution, attention must be paid to noise input to the AV
pin and pins ANI0 to ANI7.
<1> Connect a capacitor with a low equivalent resistance and a good frequency
<2> The higher the output impedance of the analog input source, the greater the
<3> Do not switch these pins with other pins during conversion.
<4> The accuracy is improved if the HALT mode is set immediately after the start of
The analog input pins (ANI0 to ANI7) are also used as input port pins (P20 to P27).
When A/D conversion is performed with any of ANI0 to ANI7 selected, do not access
P20 to P27 while conversion is in progress; otherwise the conversion resolution may
be degraded. It is recommended to select pins used as P20 to P27 starting with the
ANI0/P20 that is the furthest from AV
If a digital pulse is applied to the pins adjacent to the pins currently used for A/D
conversion, the expected value of the A/D conversion may not be obtained due to
coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin
undergoing A/D conversion.
This A/D converter charges a sampling capacitor for sampling during sampling time.
Therefore, only a leakage current flows when sampling is not in progress, and a
current that charges the capacitor flows during sampling. Consequently, the input
impedance fluctuates depending on whether sampling is in progress, and on the
other states.
To make sure that sampling is effective, however, it is recommended to keep the
output impedance of the analog input source to within 10 kΩ, and to connect a
capacitor of about 100 pF to the ANI0 to ANI7 pins (see Figure 10-26).
A series resistor string of several tens of kΩ is connected between the AV
AV
Therefore, if the output impedance of the reference voltage source is high, this will
result in a series connection to the series resistor string between the AV
pins, resulting in a large reference voltage error.
The interrupt request flag (ADIF) is not cleared even if the analog input channel
specification register (ADS) is changed.
Therefore, if an analog input pin is changed during A/D conversion, the A/D
conversion result and ADIF for the pre-change analog input may be set just before
the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read
immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the
post-change analog input has not ended.
When A/D conversion is stopped and then resumed, clear ADIF before the A/D
conversion operation is resumed.
The first A/D conversion value immediately after A/D conversion starts may not fall
within the rating range if the ADCS bit is set to 1 within 1
set to 1. Take measures such as polling the A/D conversion end interrupt request
(INTAD) and removing the first conversion result.
SS
response to the power supply.
influence. To reduce the noise, connecting external C as shown in Figure 10-26
is recommended.
conversion.
pins.
APPENDIX B LIST OF CAUTIONS
User’s Manual U17893EJ8V0UD
REF0
Cautions
.
μ
s after the ADCE bit was
REF0
and AV
REF0
and
REF0
SS
p.340
p.341
p.341
p.341
p.341
p.342
p.342
(15/34)
Page