r5f71374an80fpv Renesas Electronics Corporation., r5f71374an80fpv Datasheet - Page 105

no-image

r5f71374an80fpv

Manufacturer Part Number
r5f71374an80fpv
Description
32-bit Risc Microcomputer Superh?? Risc Engine Family
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F71374AN80FPV
Manufacturer:
TI
Quantity:
1 001
5.2
5.2.1
Resets have priority over any exception source. There are two types of resets: power-on resets and
manual resets. As table 5.5 shows, both types of resets initialize the internal status of the CPU. In
power-on resets, all registers of the on-chip peripheral modules are initialized; in manual resets,
they are not.
Table 5.5
5.2.2
Power-On Reset by RES Pin: When the RES pin is driven low, this LSI enters the power-on
reset state. To reliably reset this LSI, the RES pin should be kept low for at least the oscillation
settling time when applying the power or when in standby mode (when the clock is halted) or at
least 20 tcyc when the clock is operating. During the power-on reset state, CPU internal states and
all registers of on-chip peripheral modules are initialized. See appendix A, Pin States, for the
status of individual pins during power-on reset mode.
In the power-on reset state, power-on reset exception handling starts when driving the RES pin
high after driving the pin low for the given time. The CPU operates as follows:
1. The initial value (execution start address) of the program counter (PC) is fetched from the
2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (I3 to I0)
4. The values fetched from the exception handling vector table are set in PC and SP, then the
Type
Power-on reset
Manual reset
exception handling vector table.
of the status register (SR) are set to H'F (B'1111).
program starts.
Resets
Types of Resets
Power-On Reset
Reset Status
RES
Low
High
High
Conditions for Transition to
WDT
Overflow
Overflow
Not overflowed Low
Reset State
MRES
High
CPU, INTC
Initialized
Initialized
Initialized
Rev. 1.00 Sep. 21, 2007 Page 79 of 1124
On-Chip
Peripheral
Module
Initialized
Initialized
Not initialized Not initialized
Internal State
Section 5 Exception Handling
REJ09B0402-0100
POE, PFC,
I/O Port
Initialized
Initialized

Related parts for r5f71374an80fpv