r5f71374an80fpv Renesas Electronics Corporation., r5f71374an80fpv Datasheet - Page 802

no-image

r5f71374an80fpv

Manufacturer Part Number
r5f71374an80fpv
Description
32-bit Risc Microcomputer Superh?? Risc Engine Family
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F71374AN80FPV
Manufacturer:
TI
Quantity:
1 001
Section 19 Controller Area Network (RCAN-ET)
19.4.4
The diagram below shows the message receive sequence.
CAN Bus
Rev. 1.00 Sep. 21, 2007 Page 776 of 1124
REJ09B0402-0100
Notes: 1. Only if CPU clears RXPR[N]/RFPR[N] at the same time that UMSR is set in overrun, RXPR[N]/RFPR[N] may be set again even though the
RCAN-ET
Loop (N = 15; N
•Store Message by Overwriting
•Set UMSR
•Set IRR9 (if MBIMR[N] = 0)
•Generate Interrupt Signal
•Set RXPR[N] (RFPR[N])
•Set IRR1 (IRR2) (if MBIMR[N] = 0)
•Generate Interrupt Signal
(if IMR9 = 0)
(if IMR1 (IMR2) = 0)
(if MBC is config to receive)
Store Mailbox-Number[N]
and go back to idle state
Valid CAN-ID Received
ID Matched?
Mailbox[N] + LAFM[N]
2. In case overwrite configuration (NMC = 1) is used for the Mailbox N the message must be discarded when UMSR[N] = 1, UMSR[N] cleared
Interrupt signal
Compare ID with
message has not been updated.
and the full Interrupt Service Routine started again. In case of overrun configuration (NMC = 0) is used clear again RXPR[N]/RFPR[N]/
UMSR[N] when UMSR[N] = 1 and consider the message obsolate.
Message Receive Sequence
Yes
Yes
0; N = N - 1)
No
End Of Arbitration Field
N = 0?
•Reject Message
•Set UMSR
•Set IRR9 (if MBIMR[N] = 0)
•Generate Interrupt Signal
•Set RXPR[N] (RFPR[N]) *
(if IMR9 = 0)
N = N - 1
No
Interrupt signal
OverWrite
Figure 19.12 Message Receive Sequence
Yes
IDLE
CPU received interrupt due to CAN Message Reception
OverRun
Valid CAN Frame Received
Already Set?
OverWrite or
(RFPR[N])
End Of Frame
OverRun?
RXPR[N]
•Store Message
•Set RXPR[N] (RFPR[N])
•Set IRR1 (IRR2) (if MBIMR[N] = 0)
•Generate Interrupt Signal
(NMC)
(if IMR1 (IMR2) = 0)
MSG
Yes
Interrupt signal
No
Write 1 to RXPR[N]
Read RXPR[N] = 1
Read Mailbox[N]
Check and clear
UMSR[N]
Read IRR
IRR[1]
set?
Yes
Exit Interrupt Service
**
Routine
No
Write 1 to RFPR[N]
Read RFPR[N] = 1
Read Mailbox[N]
Check and clear
UMSR[N]
**

Related parts for r5f71374an80fpv