r5f71374an80fpv Renesas Electronics Corporation., r5f71374an80fpv Datasheet - Page 443

no-image

r5f71374an80fpv

Manufacturer Part Number
r5f71374an80fpv
Description
32-bit Risc Microcomputer Superh?? Risc Engine Family
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F71374AN80FPV
Manufacturer:
TI
Quantity:
1 001
Example of Dead Time Compensation Setting Procedure: Figure 10.90 shows an example of
dead time compensation setting procedure by using three counters in channel 5.
MTU
ch3/4
ch5
TCNT_5 input capture occurs
Complementary PWM mode
Start count operation in
External pulse width
Figure 10.90 Example of Dead Time Compensation Setting Procedure
Interrupt processing
channels 3 to 5
Complementary
PWM output
Dead time
delay input
measurement
Figure 10.91 Example of Motor Control Circuit Configuration
[1]
[2]
[3]
[4] *
[5]
Inverter output
monitor signals
[1] Place channels 3 and 4 in complementary PWM mode. For
[2] Specify the external pulse width measurement function for
[3] Set bits CST3 and CST4 in TSTR and bits CST5U, CST5V,
[4] When the capture condition specified in TIOR is satisfied,
[5] For U-phase dead time compensation, when an interrupt is
Notes: The PFC settings must be completed in advance.
details, refer to section 10.4.8, Complementary PWM Mode.
the target TIOR in channel 5. For details, refer to section
10.4.11, External Pulse Width Measurement.
and CST5W in TSTR2 to 1 to start count operation.
the TCNT_5 value is captured in TGR_5.
generated at the crest (TGIA_3) or trough (TCIV_4) in
complementary PWM mode, read the TGRU_5 value,
calculate the difference in time in TGRB_3, and write the
corrected value to TGRD_3 in the interrupt processing.
For the V phase and W phase, read the TGRV_5 and
TGRW_5 values and write the corrected values to TGRC_4
and TGRD_4, respectively, in the same way as for U-phase
compensation.
The TCNT_5 value should be cleared through the
TCNTCMPCLR setting or by software.
* As an interrupt flag is set under the capture condition
specified in TIOR, do not enable interrupt requests in
TIER_5.
Section 10 Multi-Function Timer Pulse Unit 2 (MTU2)
-
DC
U
Rev. 1.00 Sep. 21, 2007 Page 417 of 1124
+
U
U
V
V
V
W
W
W
Motor
REJ09B0402-0100

Related parts for r5f71374an80fpv