r5f71374an80fpv Renesas Electronics Corporation., r5f71374an80fpv Datasheet - Page 952

no-image

r5f71374an80fpv

Manufacturer Part Number
r5f71374an80fpv
Description
32-bit Risc Microcomputer Superh?? Risc Engine Family
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F71374AN80FPV
Manufacturer:
TI
Quantity:
1 001
Section 22 Flash Memory
(2.4) FKEY is cleared to H'00 for protection.
(2.5) The value of the DPFR parameter must be checked to confirm the download result.
(2.6) The operating frequency is set to the FPEFEQ parameter and the user branch destination is
Rev. 1.00 Sep. 21, 2007 Page 926 of 1124
REJ09B0402-0100
After download is completed and the user procedure program is running, the VBR setting can
be changed.
The notes on download are as follows.
In the download processing, the values of the general registers of the CPU are retained.
During the download processing, interrupts must not be generated. For details on the
relationship between download and interrupts, see section 22.8.2, Interrupts during
Programming/Erasing.
Since a stack area of maximum 128 bytes is used, an area of at least 128 bytes must be saved
before setting the SCO bit to 1.
If flash memory is accessed by the DTC during downloading, operation cannot be guaranteed.
Therefore, access by the DTC must not be executed.
A recommended procedure for confirming the download result is shown below.
set to the FUBRA parameter for initialization.
• After the selection condition of the download program and the address set in FTDAR
• The SCO bits in FCCS, FPCS, and FECS are cleared to 0.
• The return value is set to the DPFR parameter.
• After the on-chip program storage area is returned to the user MAT space, execution
• Check the value of the DPFR parameter (one byte of start address of the download
• If the value of the DPFR parameter is the same as before downloading (e.g. H'FF), the
• If the value of the DPFR parameter is different from before downloading, check the SS
are checked, the transfer processing is executed starting to the on-chip RAM address
specified by FTDAR.
returns to the user procedure program.
destination specified by FTDAR). If the value is H'00, download has been performed
normally. If the value is not H'00, the source that caused download to fail can be
investigated by the description below.
address setting of the download destination in FTDAR may be abnormal. In this case,
confirm the setting of the TDER bit (bit 7) in FTDAR.
bit (bit 2) and the FK bit (bit 1) in the DPFR parameter to ensure that the download
program selection and FKEY register setting were normal, respectively.

Related parts for r5f71374an80fpv