r5f71374an80fpv Renesas Electronics Corporation., r5f71374an80fpv Datasheet - Page 956

no-image

r5f71374an80fpv

Manufacturer Part Number
r5f71374an80fpv
Description
32-bit Risc Microcomputer Superh?? Risc Engine Family
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F71374AN80FPV
Manufacturer:
TI
Quantity:
1 001
Section 22 Flash Memory
(3.1) Select the on-chip program to be downloaded
(3.2) Set the FEBS parameter necessary for erasure
(3.3) Erasure
(3.4) The return value in the erasing program, FPFR (general register R0) is checked.
(3.5) Determine whether erasure of the necessary blocks has finished.
Rev. 1.00 Sep. 21, 2007 Page 930 of 1124
REJ09B0402-0100
MOV.L #DLTOP+16,R1
JSR
NOP
For the downloaded on-chip program area, see the RAM map for programming/erasing in
figure 22.10.
A single divided block is erased by one erasing processing. For block divisions, see figure
22.4. To erase two or more blocks, update the erase block number and perform the erasing
processing for each block.
Set the EPVB bit in FECS to 1.
Several programming/erasing programs cannot be selected at one time. If several programs are
set, download is not performed and a download error is returned to the source select error
detect (SS) bit in the DPFR parameter.
Specify the start address of the download destination by FTDAR.
The procedures to be carried out after setting FKEY, e.g. download and initialization, are the
same as those in the programming procedure. For details, see the description in section 22.5.2
(2), Programming Procedure in User Program Mode.
Set the erase block number of the user MAT in the flash erase block select parameter (FEBS:
general register R4). If a value other than an erase block number of the user MAT is set, no
block is erased even though the erasing program is executed, and an error is returned to the
return value parameter FPFR.
Similar to as in programming, there is an entry point of the erasing program in the area from
(download start address set by FTDAR) + 16 bytes of on-chip RAM. The subroutine is called
and erasing is executed by using the following steps.
 The general registers other than R0 are saved in the erasing program.
 R0 is a return value of the FPFR parameter.
 Since the stack area is used in the erasing program, a stack area of maximum 128 bytes
If more than one block is to be erased, update the FEBS parameter and repeat steps (3.2) to
(3.5). Blocks that have already been erased can be erased again.
must be reserved in RAM.
@R1
; Set entry address to R1
; Call erasing routine

Related parts for r5f71374an80fpv