HD6417720BP133BV Renesas Electronics America, HD6417720BP133BV Datasheet - Page 35

• Manufacturer Part Number: HD6417720BP133BV
• Description: SH3-DSP, WITH USB AND LCDC, PB-F
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417720BP133BV

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: FIFO, I²C, IrDA, MMC, SCI, SD, SIO, SIM, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 117
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

Figure 9.5
Figure 9.6
Figure 9.7
Figure 9.8
Figure 9.9
Figure 9.10
Figure 9.11
Figure 9.12
Figure 9.13
Figure 9.14
Figure 9.15
Figure 9.16
Figure 9.17
Figure 9.18
Figure 9.19
Figure 9.20
Figure 9.21
Figure 9.22
Figure 9.23
Figure 9.24
Figure 9.25
Figure 9.26
Figure 9.27
Figure 9.28
Figure 9.29
Figure 9.30
Figure 9.31
Figure 9.32
Figure 9.33
Figure 9.34
Figure 9.35
Figure 9.36
Figure 9.37
Figure 9.38
R01UH0083EJ0400 Rev. 4.00
Sep 21, 2010
Single Write Timing (No Auto-Precharge)........................................................... 371
Single Write Timing (Bank Active, Different Row Addresses) ........................... 373
Example of PCMCIA Interface Connection ......................................................... 393
Continuous Access for Normal Space 2, Bus Width = 16 bits, Longword Access,
CSnWCR.WM Bit = 1 (Access Wait = 0, Cycle Wait = 0) .................................. 340
Example of 32-Bit Data-Width SRAM Connection ............................................. 341
Example of 16-Bit Data-Width SRAM Connection ............................................. 342
Example of 8-Bit Data-Width SRAM Connection ............................................... 342
Wait Timing for Normal Space Access (Software Wait Only)............................. 343
Wait State Timing for Normal Space Access .............................................................
(Wait State Insertion using WAIT Signal)............................................................ 344
CSn Assert Period Expansion ............................................................................... 345
Example of 32-Bit Data-Width SDRAM Connection........................................... 347
Example of 16-Bit Data-Width SDRAM Connection........................................... 348
Burst Read Basic Timing (Auto-Precharge) ......................................................... 361
Burst Read Wait Specification Timing (Auto-Precharge) .................................... 362
Basic Timing for Single Read (Auto-Precharge) .................................................. 363
Basic Timing for Burst Write (Auto-Precharge)................................................... 365
Basic Timing for Single Write (Auto-Precharge) ................................................. 366
Burst Read Timing (No Auto-Precharge) ............................................................. 368
Burst Read Timing (Bank Active, Same Row Address)....................................... 369
Burst Read Timing (Bank Active, Different Row Addresses).............................. 370
Single Write Timing (Bank Active, Same Row Address) .................................... 372
Auto-Refresh Timing............................................................................................ 375
Self-Refresh Timing ............................................................................................. 376
Access Timing in Power-Down Mode.................................................................. 378
Write Timing for SDRAM Mode Register (Based on JEDEC) ............................ 381
EMRS Command Issue Timing ............................................................................ 384
Transition Timing in Deep Power-Down Mode ................................................... 385
Burst ROM (Clock Asynchronous) Access
(Bus Width = 32 Bits, 16-byte Transfer (Number of Bursts = 4),
Access Wait for First Time = 2, Access Wait for 2nd Time and after = 1) .......... 387
Basic Access Timing for Byte-Selection SRAM (BAS = 0) ................................ 388
Basic Access Timing for Byte-Selection SRAM (BAS = 1) ................................ 389
Wait Timing for Byte-Selection SRAM (BAS = 1) (Software Wait Only) .......... 390
Example of Connection with 32-Bit Data-Width Byte-Selection SRAM............. 391
Example of Connection with 16-Bit Data-Width Byte-Selection SRAM............. 391
Basic Access Timing for PCMCIA Memory Card Interface ................................ 394
Page xxxv of lx