HD6417720BP133BV Renesas Electronics America, HD6417720BP133BV Datasheet - Page 887

• Manufacturer Part Number: HD6417720BP133BV
• Description: SH3-DSP, WITH USB AND LCDC, PB-F
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417720BP133BV

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: FIFO, I²C, IrDA, MMC, SCI, SD, SIO, SIM, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 117
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

SH7720 Group, SH7721 Group
25.3.32 Endpoint Stall Register 0 (EPSTL0)
EPSTL stalls each endpoint. The endpoint in which the stall bit is set to 1 returns a stall handshake
to the host from the next transfer when 1 is written to. The stall bit for endpoint 0 is cleared
automatically on reception of 8 byte command data for which decoding is performed by the
function and the EP0 STL bit is cleared. When the SETUPTS flag bit in the IFR0 register is set to
1, a write of the EP0 STL bit to 1 is ignored. For detailed operation, see section 25.8, Stall
Operations.
R01UH0083EJ0400 Rev. 4.00
Sep 21, 2010
Bit
1
0
Bit
7 to 4 ⎯
3
2
1
0
Bit Name
EP2 DMAE
EP1 DMAE
Bit Name
EP3 STL
EP2 STL
EP1 STL
EP0 STL
Initial Value R/W
All 0
0
0
0
0
Initial Value R/W Description
0
0
R
R/W
R/W
R/W
R/W
R/W EP2DMA Enable
R/W EP1DMAE Enable
Description
Reserved
This bit is always read as 0. The write value should
always be 0.
EP3 Stall
Sets EP3 stall
EP2 Stall
Sets EP2 stall
EP1 Stall
Sets EP1 stall
EP0 Stall
Sets EP0 stall
Enables DMA transfer for EP2.
Enables DMA transfer for EP1.
Section 25 USB Function Controller (USBF)
Page 827 of 1414