HD6417720BP133BV Renesas Electronics America, HD6417720BP133BV Datasheet - Page 785

• Manufacturer Part Number: HD6417720BP133BV
• Description: SH3-DSP, WITH USB AND LCDC, PB-F
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417720BP133BV

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: FIFO, I²C, IrDA, MMC, SCI, SD, SIO, SIM, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 117
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

SH7720 Group, SH7721 Group
(5)
The SIOF can separately reset the transmit and receive units by setting the following bits to 1.
• Transmit reset: TXRST bit in SICTR
• Receive reset: RXRST bit in SICTR
Table 21.11 shows the details of initialization upon transmit or receive reset.
Table 21.11 Transmit and Receive Reset
Notes: Refer to the following procedure to operate the transmit reset/receive reset.
R01UH0083EJ0400 Rev. 4.00
Sep 21, 2010
Type
Transmit reset
Receive reset
Transmit/Receive Reset
1 Set the master clock source in the peripheral clock. (Write 1 (master clock = Pφ
2 Set the prescaler count value of the baud rate generator to 1/1. (Write "00000" (division
3 Set the division ratio in the bit rate generator's output level to 1/1. (Write "111" (division
4 Reset transmit/receive operation. (To reset, write "1" to the TXRST or RXRST bit in the
(peripheral clock)) to the MSSEL bit in the SISCR register).
ratio = 1/1) to BRPS bits 4 to 0 in the SISCR register).
ratio =1/1) to BRDV bits 2 to 0 in the SISCR register).
SICTR register).
Objects Initialized
SITDR
Transmit FIFO write pointer and read pointer
TCRDY, TFEMP, and TDREQ bits in SISTR
TXE bit in SICTR
SIRDR
Receive FIFO write pointer and read pointer
RCRDY, RFFUL, and RDREQ bits in SISTR
RXE bit in SICTR
Section 21 Serial I/O with FIFO (SIOF)
Page 725 of 1414