DF2117VT20V Renesas Electronics America, DF2117VT20V Datasheet - Page 362

• Manufacturer Part Number: DF2117VT20V
• Description: MCU 16BIT FLASH 3V 160K 144-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2100r

Specifications of DF2117VT20V

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: FIFO, I²C, LPC, SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 112
• Program Memory Size: 160KB (160K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-TQFP, 144-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

(2)
In cycle measurement mode, one cycle of the input waveform for TCM form one measurement
cycle. Start by setting TCMMDS = 0 and then set CST = 0, which clears TCMCNT to H'0000.
After that, set an upper or lower limit on the measurement cycle in the TCMMLCM/TCMMINCM
register. Finally, place the timer in cycle measurement mode by setting the TCMMDS bit in
TCMCR to 1. TCMCNT will count cycles of the selected clock. On detection of the first edge
(either rising or falling as selected with the IEDG bit in TCMCR) of the measurement cycle,
TCMCNT is automatically cleared to H'0000. On detection of the second edge, the value in
TCMCNT is transferred to TCMICR. At this time, the value in TCMICR is compared with the
value in TCMMLCM/TCMMINCM. If TCMICR is larger than TCMMLCM, the MAXOVF bit in
TCMCSR is set to 1. If TCMICR is smaller than TCMMINCM, the MINUDF bit in TCMCSR is
set to 1. If generation of the corresponding interrupt request is enabled by the setting in TCMIER,
the request is generated. In addition, on detection of the third edge, TCMCNT is cleared to
H'0000, and the next round of measurement starts.
When the CPSPE bit in TCMCR has been cleared to 0, the next round of cycle measurement will
start, even if the MAXOVF/MINUDF flag is set to 1.
If the MAXOVF/MINUDF flag is set to 1 while the CPSPE bit in TCMCR is set to 1, counting up
by TCMCNT stops and so does cycle measurement. Subsequently clearing MAXOVF/MINUDF
to 0 automatically clears TCMCNT to H'0000, and counting up for cycle measurement is then
restarted.
Figure 11.8 shows an example of timing in speed measurement.
Rev. 2.00 Sep. 28, 2009 Page 320 of 994
REJ09B0452-0200
Measuring a Cycle
φ
TCMCYI
TCMCNT
clear signal
TCMCNT
input clock
TCMCNT
TCMICR
MAXOVF/
MINUDF
TCMICRF
Figure 11.8 Example of Timing in Cycle Measurement
M
K
L
H'0000
H'0001
M
L
N - 1
N
H'0000
M
N
H'0001