DF2117VT20V Renesas Electronics America, DF2117VT20V Datasheet - Page 520

MCU 16BIT FLASH 3V 160K 144-TQFP

DF2117VT20V

Manufacturer Part Number
DF2117VT20V
Description
MCU 16BIT FLASH 3V 160K 144-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheet

Specifications of DF2117VT20V

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
FIFO, I²C, LPC, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
112
Program Memory Size
160KB (160K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2117VT20V
Manufacturer:
Renesas
Quantity:
100
Part Number:
DF2117VT20V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
16.3.6
CIRRDR0 to CIRRDR17 are an 18-byte register that stores receive data, totaling to 18 bytes.
CIRRDR0 to CIRRDR17 share one byte of the register address. A receive data in CIRRDR should
be read after the CIR has finished data reception (CIRBUSY = 0). If CIRRDR is read during the
CIR reception (CIRBUSY = 1), an undefined value is read.
16.3.7
HHMIN and HHMAX control the noise canceler circuit, and specify the minimum and maximum
high-level period for a header or repeat header, and low-level period for a stop.
• HHMIN
Rev. 2.00 Sep. 28, 2009 Page 478 of 994
REJ09B0452-0200
Bit
7 to 0
Bit
15 to 11 RFMBN4 to
10
9 to 0
Receive Data Register 0 to 17 (CIRRDR0 to CIRRDR17)
Header Minimum/Maximum High-Level Period Register (HHMIN and HHMAX)
Bit Name
CIRRDR7 to
CIRRDR0
Bit Name
RFMBN0
HHMIN9 to
HHMIN0
Initial
Value
H'00
Initial
Value
All 0
0
All 0
R/W
R
R/W
R
R/W
R/W
Description
Stores the CIR receive data.
Description
Receive Byte Counter
The RFMBN value is incremented by 1 (+1) each
time a byte is received. However, when RFMBN
reaches B'10011, an overrun error occurs. At this
time, a receive data is not stored in CIRRDR.
When CIRRDR is read after the CIR has finished
receiving (CIRBUSY = 0), RFMBN is decremented
by 1 (−1). When CIRRDR is read while RFMBN =
B'00000, an undefined value is read. When CIRRDR
is read during the CIR reception, an undefined value
is read and RFMBN is not decremented.
Reserved
The initial value should not be changed.
Specifies the minimum high-level period for a header
or repeat header and the minimum low-level period
for a stop.

Related parts for DF2117VT20V