DF2117VT20V Renesas Electronics America, DF2117VT20V Datasheet - Page 395

MCU 16BIT FLASH 3V 160K 144-TQFP

DF2117VT20V

Manufacturer Part Number
DF2117VT20V
Description
MCU 16BIT FLASH 3V 160K 144-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheet

Specifications of DF2117VT20V

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
FIFO, I²C, LPC, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
112
Program Memory Size
160KB (160K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2117VT20V
Manufacturer:
Renesas
Quantity:
100
Part Number:
DF2117VT20V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
12.6.5
When the TDPMDS bit in TDPCR1 is cleared in cycle measurement mode while the CST bit in
TDPCR1 is 1 and the edge of TDPCYI is detected at the same time, the detected edge signal will
cause the timer to continue to operate in cycle measurement mode. The timer enters timer mode
when the next edge is detected. Therefore, ensure that the CST bit is cleared to 0 in cycle
measurement mode.
Figure 12.17 shows the timing of this conflict.
12.6.6
TDPCKI and TDPMCI are multiplexed on the same pin of this LSI. Therefore, the selected
external clock and the TDPMCI signal cannot be used at the same time. Do not make the settings
CKS2 to CKS0 = B'111 and PMMS = B'1.
12.6.7
The module-stop control register can be used to specify whether to continue or stop TDP
operation. The default setting is for the TDP operation to stop. The TDP registers become
accessible on release from module stop mode. For details, see section 26, Power-Down Modes.
Figure 12.17 Conflict between Edge Detection and TDPMDS Bit Clearing (In Switching
φ
TDPCYI
Input capture
signal
Internal write
signal
TDPMDS
TDPCNT
TDPICR
Conflict between Edge Detection in Cycle Measurement Mode and TDPMDS Bit
Clearing
Settings for TDPCKI and TDPMCI
Setting for Module Stop Mode
from Cycle Measurement Mode to Timer Mode)
M
L
H'0000
TDPCNT cleared
at the first rising edge
M
Rev. 2.00 Sep. 28, 2009 Page 353 of 994
N
TDPCNT is not cleared
N
REJ09B0452-0200
N + 1

Related parts for DF2117VT20V