HD64F2239TF20I Renesas Electronics America, HD64F2239TF20I Datasheet - Page 798

• Manufacturer Part Number: HD64F2239TF20I
• Description: MCU 3V 384K I-TEMP 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2200r

Specifications of HD64F2239TF20I

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, SCI, SmartCard
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 72
• Program Memory Size: 384KB (384K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Section 20 Flash Memory (F-ZTAT Version)
1. Set RAMER to overlap part of RAM onto the area for which real-time programming is
2. Emulation is performed using the overlapping RAM.
3. After the program data has been confirmed, the RAMS bit is cleared, thus releasing the RAM
4.
An example in which flash memory block area EB1 is overlapped is shown in figure 20.10.
1. The RAM area to be overlapped is fixed at a 4-kbyte area in the range H'FFD000 to H'FFDFFF
2. The flash memory area to be overlapped is selected by RAMER from a 4-kbyte area of the
3. The overlapped RAM area can be accessed from both the flash memory addresses and RAM
Rev. 6.00 Mar. 18, 2010 Page 736 of 982
REJ09B0054-0600
required.
overlap.
in the 384-kbyte or 256-kbyte flash memory . The RAM area to be overlapped is fixed at a 1-
kbyte area in the range H'FFD000 to H'FFD3FF in the 128-kbyte flash memory.
EB0 to EB7 blocks.
addresses.
The data written in the overlapping RAM is written into the flash memory space.
Figure 20.9 Flowchart for Flash Memory Emulation in RAM
No
Execute application program
Write tuning data to overlap
Start of emulation program
End of emulation program
Write to flash memory
emulation block
Clear RAMER
Set RAMER
Tuning OK?
RAM
Yes