MM912H634DM1AER2 Freescale Semiconductor, MM912H634DM1AER2 Datasheet - Page 243

• Manufacturer Part Number: MM912H634DM1AER2
• Description: 16-bit Microcontrollers - MCU 64KS12 LIN2XLS/HS ISENSE
• Manufacturer: Freescale Semiconductor

Specifications of MM912H634DM1AER2

• Rohs: yes
• Core: HCS12
• Processor Series: MM912F634
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 20 MHz
• Program Memory Size: 32 KB
• Data Ram Size: 2 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 5.5 V to 18 V
• Operating Temperature Range: - 40 C to + 105 C
• Package / Case: LQFP-48
• Mounting Style: SMD/SMT
• A/d Bit Size: 10 bit
• A/d Channels Available: 15
• Interface Type: SPI
• Maximum Operating Temperature: + 105 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 15
• Number Of Timers: 1
• Program Memory Type: Flash
• Supply Voltage - Max: 18 V
• Supply Voltage - Min: 5.5 V

Functional Description and Application Information
4.32
4.32.1
This specification describes the function of the Clocks and Reset Generator (S12SCRGV1).
4.32.1.1
The main features of this block are:
4.32.1.2
This subsection lists and briefly describes all operating modes supported by the 9S12I32PIMV1.
4.32.1.2.1
Freescale Semiconductor
•
•
•
•
•
•
•
•
Internal 32 kHz reference clock generator:
— Trimmable in frequency
—
— Factory trimmed value in Flash Memory
Optional external crystal or resonator:
— Full swing Pierce Oscillator for crystals or resonators from 4.0 MHz to 16 MHz
— Oscillator Monitor to detect loss of clock
Internal digitally controlled oscillator (DCO):
— Allows to generate frequencies in the range from 32 MHz to 40 MHz
— Stable frequency by using a reference clock in a Frequency Locked Loop (FLL).
— FLL based on either Internal Reference Clock (32 kHz) or optional external crystal/resonator (for higher accuracy).
— Interrupt request on entry or exit from FLL locked condition
Bus Clock Generator
— Clock switch for DCO or optional external crystal/resonator based Bus Clock
— Bus Clock divider to choose system speed
System Reset generation from the following possible sources:
— Power-on detect
— Illegal address access
— COP timeout
— Loss of external Oscillator Clock (Oscillator monitor fail)
— External pin RESET
FLL Engaged Internal (FEI)
— This is the default mode after System Reset and Power-on Reset.
— The FLL reference is the Internal Reference Clock.
— The Bus Clock is based on the DCO Clock.
FLL Engaged External (FEE)
— This mode is entered by:
— The FLL reference is the Oscillator Clock.
— The Bus Clock is based on the DCO Clock.
FLL Bypassed External (FBE)
— This mode is entered by:
— The DCO Clock is turned off.
— The Bus Clock is based on the Oscillator Clock.
S12S Clocks and Reset Generator (S12SCRGV1)
±
– enabling the external Oscillator (OSCEN bit)
– programming the reference divider (RDIV[2:0] bits)
– selecting the divided down Oscillator Clock as FLL reference clock (REFS bit)
– enabling the external Oscillator (OSCEN bit)
– selecting the Oscillator Clock as basis for Bus Clock (BCLKS bit)
Introduction
2% deviation over voltage and temperature for a fixed trim value.
Features
Modes of Operation
Run Mode
S12S Clocks and Reset Generator (S12SCRGV1)
MM912F634
243