MPC8533EVTAQGA Freescale Semiconductor, MPC8533EVTAQGA Datasheet - Page 1290

• Manufacturer Part Number: MPC8533EVTAQGA
• Description: MPU POWERQUICC 783-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8533EVTAQGA

• Processor Type: MPC85xx PowerQUICC III 32-Bit
• Speed: 1.0GHz
• Voltage: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Package / Case: 783-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

Complete List of Configuration, Control, and Status Registers
B-32
0x4_13D0–
0x4_1440–
0x4_1520–
0x4_1680–
0x4_13C0
0x4_13C4
0x4_FFF0
0x4_1350
0x4_1360
0x4_1364
0x4_13A0
0x4_13A4
0x4_13B0
0x4_13F0
0x4_14F0
0x4_1500
0x4_1510
0x4_1600
0x4_1610
0x4_1620
0x4_1630
0x4_1640
0x4_1650
0x4_1660
0x4_1670
0x4_1700
0x4_1720
0x4_1740
0x4_1370
0x4_1380
0x4_1384
0x4_1390
0x4_1400
0x4_1410
0x4_1420
0x4_1430
Offset
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
PM0MR0—Performance monitor 0 mask register 0
PM0MR1—Performance monitor 0 mask register 1
PM0MR2—Performance monitor 0 mask register 2
PM1MR0—Performance monitor 1 mask register 0
PM1MR1—Performance monitor 1 mask register 1
PM1MR2—Performance monitor 1 mask register 2
PM2MR0—Performance monitor 2 mask register 0
PM3MR0—Performance monitor 3 mask register 0
PM3MR2—Performance monitor 3 mask register 2
Reserved
MSGR0—Message register 0
MSGR1—Message register 1
MSGR2—Message register 2
MSGR3—Message register 3
Reserved
MER—Message enable register
MSR—Message status register
Reserved
MSIR0—Message shared interrupt register 0
MSIR1—Message shared interrupt register 1
MSIR2—Message shared interrupt register 2
MSIR3—Message shared interrupt register 3
MSIR4—Message shared interrupt register 4
MSIR5—Message shared interrupt register 5
MSIR6—Message shared interrupt register 6
MSIR7—Message shared interrupt register 7
Reserved
MSISR—Message shared interrupt status register
MSIIR—Message shared interrupt index register
PM2MR1—Performance monitor 2 mask register 1
PM2MR2—Performance monitor 2 mask register 2
PM3MR1—Performance monitor 3 mask register 1
Table B-1. Memory Map (continued)
Register
Message Registers
Access
Special
Special
Special
Special
Special
Special
Special
Special
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
—
—
—
—
W
R
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0x00FF_FFFF
0x00FF_FFFF
0x00FF_FFFF
0x00FF_FFFF
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
Reset
—
—
—
—
Freescale Semiconductor
10.3.4.1/10-32
10.3.4.2/10-33
10.3.4.3/10-34
10.3.4.1/10-32
10.3.4.2/10-33
10.3.4.3/10-34
10.3.4.1/10-32
10.3.4.2/10-33
10.3.4.3/10-34
10.3.4.1/10-32
10.3.4.2/10-33
10.3.4.3/10-34
10.3.5.1/10-34
10.3.5.2/10-35
10.3.5.3/10-35
10.3.6.1/10-36
10.3.6.1/10-36
10.3.6.1/10-36
10.3.6.1/10-36
10.3.6.1/10-36
10.3.6.1/10-36
10.3.6.1/10-36
10.3.6.1/10-36
10.3.6.2/10-36
10.3.6.3/10-37
Section/Page
—
—
—
—