MPC8533EVTAQGA Freescale Semiconductor, MPC8533EVTAQGA Datasheet - Page 733

no-image

MPC8533EVTAQGA

Manufacturer Part Number
MPC8533EVTAQGA
Description
MPU POWERQUICC 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8533EVTAQGA

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
1.0GHz
Voltage
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Package / Case
783-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8533EVTAQGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
— 1000 Mbps full-duplex RGMII and RTBI
— 1000 Mbps IEEE 802.3z TBI
— Single-clock TBI
Support for four full-duplex FIFO interface modes
— Two 8-bit modes—GMII style and encoded packet
— Inter-packet and intra-packet flow control
— Optional CRC-32 generation and checking
— Minimal glue logic required to support POS PHY Level 3 conversion
— TCP/IP off-load and QoS features available in all FIFO modes
TCP/IP off-load
— IP v4 and IP v6 header recognition on receive
— IP v4 header checksum verification and generation
— TCP and UDP checksum verification and generation
— Per-packet configurable off-load
— Recognition of VLAN, stacked-VLAN, 802.2, PPPoE session, MPLS stacks, and ESP/AH
Quality of service (QoS) support
— Transmission from up to eight queues
— Reception to up to eight physical queues
Interrupt coalescing
— Packet-count-based thresholds for both receive and transmit
— Timer-based thresholds
Full- and half-duplex Ethernet support (1000 Mbps supports only full duplex):
— IEEE 802.3 full-duplex flow control (automatic PAUSE frame generation or software
— Programmable maximum frame length supports jumbo frames (up to 9.6 Kbytes) and IEEE
— VLAN insertion and deletion
IP-Security headers
– Priority-based queue selection
– Modified weighted round-robin queue selection with fair bandwidth allocation
– 64 virtual receive queues overlaid on 8 physical buffer descriptor rings
– Table-oriented queue filing strategy based on 16 header fields or flags
– Frame rejection support for filtering applications
– Filing based on Ethernet, IP, and TCP/UDP properties, including VLAN fields, Ether-type,
programmed PAUSE frame generation and recognition)
802.1 virtual local area network (VLAN) tags and priority
– Per-frame VLAN control word or default VLAN for each eTSEC
– Extracted VLAN control word passed to software separately
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
IP protocol type, IP TOS or differentiated services, IP source and destination addresses,
TCP/UDP port numbers
Enhanced Three-Speed Ethernet Controllers
15-3

Related parts for MPC8533EVTAQGA