MPC8533EVTAQGA Freescale Semiconductor, MPC8533EVTAQGA Datasheet - Page 1296

• Manufacturer Part Number: MPC8533EVTAQGA
• Description: MPU POWERQUICC 783-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8533EVTAQGA

• Processor Type: MPC85xx PowerQUICC III 32-Bit
• Speed: 1.0GHz
• Voltage: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Package / Case: 783-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

Complete List of Configuration, Control, and Status Registers
B-38
0xE_000C
0xE_00C0
0xE_101C
0xE_00A0
0xE_00A4
0xE_00B0
0xE_0B20
0xE_0B24
0xE_0B28
0xE_0E00
0xE_0008
0xE_0010
0xE_0020
0xE_0030
0xE_0040
0xE_0050
0xE_0060
0xE_0070
0xE_0080
0xE_0090
0xE_0094
0xE_1000
0xE_1010
0xE_1014
0xE_1018
Offset
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
PORIMPSCR—POR I/O impedance status and control
register
PORDEVSR—POR I/O device status register
PORDBGMSR—POR debug mode status register
GPPORCR—General-purpose POR configuration register
GPIOCR—GPIO control register
GPOUTDR—General-purpose output data register
GPINDR—General-purpose input data register
PMUXCR—Alternate function signal multiplex control
DEVDISR—Device disable control
POWMGTCSR—Power management status and control
register
MCPSUMR—Machine check summary register
RSTRSCR—Reset request status and control register
SVR—System version register
LBCVSELCR—LBC voltage select control register
DDRCSR—DDR calibration status register
DDRCDR—DDR control driver register
DDRCLKDR—DDR clock disable register
CLKOCR—Clock out control register
PMGC0—Performance monitor global control register
PMLCA0—Performance monitor local control register A0
PMLCB0—Performance monitor local control register B0
PMC0 (lower)—Performance monitor counter 0 upper
PMC0 (upper)—Performance monitor counter 0 lower
PVR—Processor version register
RSTCR—Reset control register
Table B-1. Memory Map (continued)
Performance Monitor Control Registers
Signal Multiplexing and GPIO Controls
Interrupt and Reset Status and Control
Register
Power Management Registers
Version Registers
Status Registers
Device Disables
Debug Control
Access
Mixed
Mixed
Mixed
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
w1c
R
R
R
R
R
R
R
e500 processor
0x000 n _007F
0x0000_0000
0x0000_0000
0x nnnn _0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
see ref.
see ref.
see ref.
version
system
version
Reset
Freescale Semiconductor
19.4.1.10/19-13
19.4.1.11/19-13
19.4.1.12/19-14
19.4.1.13/19-16
19.4.1.14/19-17
19.4.1.15/19-18
19.4.1.16/19-18
19.4.1.17/19-19
19.4.1.18/19-20
19.4.1.19/19-20
19.4.1.20/19-21
19.4.1.21/19-21
19.4.1.22/19-22
19.4.1.23/19-23
19.4.1.5/19-10
19.4.1.7/19-11
19.4.1.8/19-11
19.4.1.9/19-12
20.3.3.1/20-10
20.3.3.1/20-10
Section/Page
19.4.1.3/19-7
19.4.1.4/19-8
20.3.2.1/20-5
20.3.2.2/20-6
20.3.2.2/20-6