MPC8533EVTAQGA Freescale Semiconductor, MPC8533EVTAQGA Datasheet - Page 85

• Manufacturer Part Number: MPC8533EVTAQGA
• Description: MPU POWERQUICC 783-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8533EVTAQGA

• Processor Type: MPC85xx PowerQUICC III 32-Bit
• Speed: 1.0GHz
• Voltage: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Package / Case: 783-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

Table
Number
18-98
18-99
18-100
18-101
18-102
18-103
18-104
18-105
18-106
18-107
18-108
18-109
18-110
18-111
18-112
18-113
18-114
18-115
18-116
18-117
18-118
18-119
18-120
18-121
18-122
18-123
19-1
19-2
19-3
19-4
19-5
19-6
19-7
19-8
19-9
19-10
19-11
19-12
19-13
19-14
Freescale Semiconductor
PCI Express Uncorrectable Error Mask Register Field Description................................... 18-83
PCI Express Uncorrectable Error Severity Register Field Description .............................. 18-84
PCI Express Correctable Error Status Register Field Description...................................... 18-85
PCI Express Correctable Error Mask Register Field Description....................................... 18-86
PCI Express Advanced Error Capabilities and Control
PCI Express Header Log Register Field Description.......................................................... 18-87
PCI Express Root Error Command Register Field Description.......................................... 18-88
PCI Express Root Error Command Register Field Description.......................................... 18-88
PCI Express Correctable Error Source ID Register Field Description ............................... 18-89
PCI Express Correctable Error Source ID Register Field Description ............................... 18-89
PEX_LTSSM_STAT Field Descriptions ............................................................................. 18-90
PEX_LTSSM_STAT Status Codes...................................................................................... 18-90
PEX_GCLK_RATIO Field Descriptions ............................................................................ 18-92
PEX_PM_TIMER Field Descriptions ................................................................................ 18-93
PEX_PME_TIMEOUT Field Descriptions ........................................................................ 18-93
PEX_SSVID_UPDATE Field Descriptions........................................................................ 18-94
PEX_CFG_READY Field Descriptions ............................................................................. 18-95
PEX_PME_TO_ACK_TOR Field Descriptions................................................................. 18-95
PEX_SS_INTR_MASK Field Descriptions ....................................................................... 18-96
PCI Express Transactions ................................................................................................... 18-98
Internal Platform (OCeaN) Message Data Format ........................................................... 18-102
PCI Express ATMU Outbound Messages ......................................................................... 18-103
PCI Express RC Inbound Message Handling ................................................................... 18-104
PCI Express EP Inbound Message Handling.................................................................... 18-105
Initial Credit Advertisement.............................................................................................. 18-107
Power Management State Supported ................................................................................ 18-108
External Signal Summary ..................................................................................................... 19-2
Detailed Signal Descriptions................................................................................................. 19-2
Global Utilities Block Register Summary ............................................................................ 19-3
PORPLLSR Field Descriptions ............................................................................................ 19-5
PORBMSR Field Descriptions ............................................................................................. 19-6
PORIMPSCR Field Descriptions.......................................................................................... 19-7
PORDEVSR Field Descriptions ........................................................................................... 19-8
PORDBGMSR Field Descriptions...................................................................................... 19-10
PORDEVSR2 Field Descriptions ....................................................................................... 19-11
GPPORCR Field Descriptions ............................................................................................ 19-11
GPIOCR Field Descriptions................................................................................................ 19-12
GPOUTDR Field Descriptions ........................................................................................... 19-12
GPINDR Field Descriptions ............................................................................................... 19-13
PMUXCR Field Descriptions ............................................................................................. 19-14
Register Field Description.............................................................................................. 18-86
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Tables
Title
Number
Page
lxxxv