HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 107

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
3.2.1
The page table entry register high (PTEH) consists of a virtual page number (VPN) and ASID.
The VPN is set the VPN of the virtual address at which the exception is generated in case of an
MMU exception or CPU address error exception. When the page size is 4 kbytes, the VPN is the
upper 20 bits of the virtual address, but in this case the upper 22 bits of the virtual address are set.
The VPN can also be modified by software. As the ASID, software sets the number of the
currently executing process. The VPN and ASID are recorded in the TLB by the LDTLB
instruction.
3.2.2
The page table entry register low register (PTEL) is used to store the physical page number and
page management information to be recorded in the TLB by the LDTLB instruction. The contents
of this register are only modified by a software command.
Bit
31 to 10
9, 8
7 to 0
Bit
31 to 10
9
8
7
6, 5
4
3
2
1
0
Page Table Entry Register High (PTEH)
Page Table Entry Register Low (PTEL)
Bit Name
VPN
ASID
Bit Name
PPN
V
PR
SZ
C
D
SH
Initial Value R/W
All 0
Initial Value R/W
0
0
0
R/W
R/W
R
R/W
R
R/W
R
R/W
R/W
R/W
R/W
R/W
R
Description
Virtual page number
Reserved
These bits are always read as 0. The write value
should always be 0.
Address space identifier
Section 3 Memory Management Unit (MMU)
Description
Physical page number
Page management information
Refer to section 3.3 TLB Functions.
Rev. 5.00 May 29, 2006 page 57 of 698
REJ09B0146-0500

Related parts for HD6417706F133