HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 429

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Bit
3
2
Bit Name
PER
TEND
Initial Value
0
1
R/W
R/(W) * Parity Error
R
Description
Indicates that data reception (with parity) aborted due
to a parity error in the asynchronous mode.
0: Receiving is in progress or has ended normally
1: A receive parity error occurred
Transmit End
Indicates that when the last bit of a serial character
was transmitted, the SCTDR did not contain valid
data, so transmission has ended. TEND is a read-only
bit and cannot be written.
[Clearing condition]
TDRE is read as 1, then written to with 0.
[Setting conditions]
1. The chip is reset or enters standby mode.
2. TE bit in SCSCR is 0.
3. TDRE is 1 when the last bit of a one-byte serial
[Clearing conditions]
1. The chip is reset or enters standby mode.
2. PER is read as 1, then written to with 0.
Note: Clearing the RE bit to 0 in the SCSCR does
not affect the PER bit, which retains its previous
value.
[Setting condition]
The number of 1s in receive data, including the
parity bit, does not match the even or odd parity
setting of the parity mode bit (O/E) in SCSMR.
When a parity error occurs, the SCI transfers the
receive data into the SCRDR but does not set
RDRF. Serial receiving cannot continue while PER
is set to 1. In the clock synchronous mode, serial
transmitting also cannot continue.
character is transmitted.
Section 14 Serial Communication Interface (SCI)
Rev. 5.00 May 29, 2006 page 379 of 698
REJ09B0146-0500

Related parts for HD6417706F133