HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 378

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Section 12 Timer Unit (TMU)
12.3.3
The timer control registers (TCR_0 to TCR_2) control the timer counters (TCNT_0 to TCNT_2)
and interrupts. The TMU has three TCR_0 to TCR_2 registers for each channel.
The TCR_0 to TCR_2R registers are 16-bit read/write registers that control the issuance of
interrupts when the flag indicating timer counter (TCNT_0 to TCNT_2) underflow has been set to
1, and also carry out counter clock selection. When the external clock has been selected, they also
select its edge. Additionally, TCR_2 controls the channel 2 input capture function and the issuance
of interrupts during input capture. The TCR_0 to TCR_2 are initialized to H'0000 by a power-on
reset and manual reset. They are not initialized in standby mode.
In cases of Channel 0 and 1:
Rev. 5.00 May 29, 2006 page 328 of 698
REJ09B0146-0500
Bit
15 to 9 —
8
7, 6
5
Bit Name
UNF
UNIE
Timer Control Registers 0 to 2 (TCR_0 to TCR_2)
Initial Value
All 0
0
All 0
0
R/W
R
R/W
R
R/W
Description
Reserved
These bits are always read as 0. The write value
should always be 0.
Underflow Flag
Status flag that indicates occurrence of a TCNT_0
and TCNT_1 underflow.
0: TCNT has not underflowed.
1: TCNT has underflowed.
Note: * Contents do not change when 1 is written to
Reserved
These bits are always read as 0. The write value
should always be 0.
Underflow Interrupt Control
Controls enabling of interrupt generation when the
status flag (UNF) indicating TCNT_0 and TCNT_1
underflow has been set to 1.
0: Interrupt due to UNF (TUNI) is not enabled.
1: Interrupt due to UNF (TUNI) is enabled.
[Clearing condition]
When 0 is written to UNF
[Setting condition]
When TCNT_0 and TCNT_1 underflows *
UNF.

Related parts for HD6417706F133