HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 313

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
9.3.5
The DMA operation register (DMAOR) is a 16-bit read/write register that controls the DMAC
transfer mode.
This register's values are initialized to 0s by resets. The previous value is held in standby mode.
Bit
15 to 10
9
8
7 to 3
2
DMA Operation Register (DMAOR)
Bit Name
PR1
PR0
AE
Initial Value
All 0
0
0
All 0
0
R/W
R
R/W
R/W
R
R/(W) * Address Error Flag
Section 9 Direct Memory Access Controller (DMAC)
Description
Reserved
These bits are always read as 0. The write value
should always be 0.
Priority Mode
PR1 and PR0 select the priority level between
channels when there are transfer requests for
multiple channels simultaneously.
00: CH0 > CH1 > CH2 > CH3
01: CH0 > CH2 > CH3 > CH1
10: CH2 > CH0 > CH1 > CH3
11: Round-robin
Reserved
These bits are always read as 0. The write value
should always be 0.
AE indicates that an address error occurred during
DMA transfer. If this bit is set during data transfer,
transfers on all channels are suspended. The
CPU cannot write 1 to this bit.
0: No DMAC address error. DMA transfer is
1: DMAC address error. DMA transfer is disabled.
enabled.
Clearing conditions: Writing AE = 0 after AE = 1
read, power-on reset, manual reset
Setting condition: This bit is set by occurrence
of a DMAC address error.
Rev. 5.00 May 29, 2006 page 263 of 698
REJ09B0146-0500

Related parts for HD6417706F133