HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 65

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Register values after a reset are shown in table 2.1.
Table 2.1
Note:
2.1.2
There are 16 general registers, designated R0 to R15. General registers R0 to R7 are banked
registers, with a different R0 to R7 register bank (R0_BANK0 to R7_BANK0 or R0_BANK1 to
R7_BANK1) being accessed according to the processor mode. For details, see figure 2.1.
The general register configuration is shown in figure 2.2.
Type
General registers
Control registers
System registers
31
* Initial value is set at power-on-reset or manual-reset.
General Registers
Initial Register Values
R0 *
R1 *
R2 *
R3 *
R4 *
R5 *
R6 *
R7 *
R10
R11
R12
R13
R14
R15
R8
R9
1
2
2
2
2
2
2
2
*
2
Registers
R0 to R15
SR
GBR, SSR, SPC
VBR
MACH, MACL, PR
PC
0
Figure 2.2 General Registers
Initialized to undefined by a reset.
General Registers
Notes:
1.
2.
R0 functions as an index register in the indexed
register-indirect addressing mode and indexed
GBR-indirect addressing mode. In some instructions,
only R0 can be used as the source register or
destination register.
R0 to R7 are banked registers.
In privileged mode, SR.RB specifies which banked registers are
accessed as general registers (R0_BANK0 to R7_BANK0 or
R0_BANK1 to R7_BANK1).
Rev. 5.00 May 29, 2006 page 15 of 698
Initial Value*
Undefined
MD bit = 1, RB bit = 1, BL bit = 1, I3 to
I0 = 1111 (H'F), reserved bits = 0,
others undefined
Undefined
H'00000000
Undefined
H'A0000000
REJ09B0146-0500
Section 2 CPU

Related parts for HD6417706F133