HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 625

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Canceling with an Interrupt: The on-chip WDT can be used for hot starts. When the chip detects
an NMI, IRL *
clock will be supplied to the entire chip and software standby mode canceled after the time set in
the WDT's timer control/status register has elapsed. The STATUS1 and STATUS0 pins both go
low. Interrupt processing then begins and a code indicating the interrupt source is set in the
INTEVT and INTEVT2 registers. After branching to the interrupt processing routine occurs, clear
the STBY bit in the STBCR register. The WTCNT stops automatically. If the STBY bit is not
cleared, WTCNT continues operation and transits to the standby mode *
This function prevents the data from being destroyed due to a rising voltage under an unstable
power supply. Interrupts are accepted during software standby mode even when the BL bit in the
SR register is 1. If necessary, save SPC and SSR in the stack before executing the SLEEP
instruction. Immediately after an interrupt is detected, the phase of the clock output of the CKIO
pin may be unstable, until the processor starts interrupt processing. (The canceling condition is
that the IRL3 to IRL0 level is higher than the mask level in the I3 to I0 bits in the SR register.)
Notes: 1. Software Standby mode can be canceled using IRL3 to IRL0 or IRQ4 to IRQ0.
Canceling with a Reset: Standby mode can be canceled with a reset (power-on or manual). Keep
the RESETP pin and RESETM pin low until the clock oscillation settles.
2. Software standby mode can be canceled with an RTC or TMU (only when running on
3. Standby mode should be canceled by power-on resets. Operations at manual resets or
the RTC clock) interrupt.
during interrupt input are not guaranted.
WTCNT value
H'FF
H'80
Figure 22.1 Canceling Software Standby Mode with STBCR.STBY
1
, IRQ *
1
, or on-chip supporting module (except the interval timer) *
Interrupt
request
Crystal oscillator settling
time and PLL synchronization
time
Rev. 5.00 May 29, 2006 page 575 of 698
WDT overflow and branch to
interrupt handling routine
Clear bit STBCR.STBY before
WTCNT reaches H'80. When
STBCR.STBY is cleared, WTCNT
halts automatically.
Section 22 Power-Down Modes
3
when it reaches H'80.
REJ09B0146-0500
Time
2
interrupt, the

Related parts for HD6417706F133