HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 199

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Bit
11
10
9, 8
7
6
5, 4
PCBA
Bit Name
PCTE
DBEB
PCBB
Initial Value
0
0
All 0
0
0
All 0
R/W
R/W
R/W
R
R/W
R/W
R
Description
PC Trace Enable
Enables PC trace.
0: Disables PC trace
1: Enables PC trace
PC Break Select A (PCBA)
Selects the break timing of the instruction fetch
cycle for channel A as before or after instruction
execution.
0: PC break of channel A is set before instruction
1: PC break of channel A is set after instruction
Reserved
These bits are always read as 0. The write value
should always be 0.
Data Break Enable B
Selects whether or not the data bus condition is
included in the break condition of channel B.
0: No data bus condition is included in the
1: The data bus condition is included in the
PC Break Select B
Selects the break timing of the instruction fetch
cycle for channel B as before or after instruction
execution.
0: PC break of channel B is set before instruction
1: PC break of channel B is set after instruction
Reserved
These bits are always read as 0. The write value
should always be 0.
execution
execution
condition of channel B
condition of channel B
execution
execution
Rev. 5.00 May 29, 2006 page 149 of 698
Section 7 User Break Controller
REJ09B0146-0500

Related parts for HD6417706F133