HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 186

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Section 6 Interrupt Controller (INTC)
Table 6.7
Rev. 5.00 May 29, 2006 page 136 of 698
REJ09B0146-0500
Time for priority
decision and SR
mask bit comparison
Wait time until end
of sequence being
executed by CPU
Time from interrupt
exception processing
(save of SR and PC)
until fetch of first
instruction of exception
service routine is
started
Item
Interrupt Response Time
0.5 × Icyc
+ 1.5 × Bcyc
X ( 0) × Icyc X ( 0) × Icyc X ( 0) × Icyc X ( 0) × Icyc
5 × Icyc
NMI
1.5 × Icyc
+ 0.5 × Bcyc
+ 2 × Pcyc *
5 × Icyc
IRQ
Number of States
2
0.5 × Icyc
+ 0.5 × Bcyc
+ 3.5 × Pcyc
5 × Icyc
IRL
0.5 × Icyc
+ 1.5 × Pcyc *
0.5 × Icyc
+ 3 × Pcyc *
5 × Icyc
Peripheral
Modules
4
3
Interrupt exception
processing is kept
waiting until the
executing instruction
ends. If the number of
instruction execution
states is S *
maximum wait time is:
X = S – 1. However, if
BL is set to 1 by instruc-
tion execution or by an
exception, interrupt
exception processing is
deferred until
completion of an
instruction that clears
BL to 0. If the following
instruction masks
interrupt exception
processing, the
processing may be
further deferred.
Notes
1
, the

Related parts for HD6417706F133