HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 454

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Section 14 Serial Communication Interface (SCI)
Transmitting Multiprocessor Serial Data: Figure 14.13 shows a sample flowchart for
transmitting multiprocessor serial data. Transmission of multiprocessor serial data should be
carried out in the following procedure after setting the SCI in a transmission-enabled state.
Rev. 5.00 May 29, 2006 page 404 of 698
REJ09B0146-0500
Figure 14.13 Sample Flowchart for Transmitting Multiprocessor Serial Data
Write transmission data to SCTDR
and set MPBT bit in SCSSR
Read TDRE bit in SCSSR
Read TEND bit in SCSSR
Set SCPDR and SCPCR
Clear TE bit SCSCR to 0
Transmission ended?
Clear TDRE bit to 0
Start transmission
End transmission
Break output?
TEND = 1?
TDRE = 1?
Yes
Yes
Yes
Yes
No
No
No
No
1.
2.
3.
SCI status check and transmit
data write: Read the SCSSR,
check that the TDRE bit is 1,
then write transmit data in the
SCTDR. Also set MPBT
(multiprocessor bit transfer) to
0 or 1 in SCSSR. Finally, clear
TDRE to 0.
To continue transmitting serial
data: Read the TDRE bit to check
whether it is safe to write
(if it reads 1); if so, write data in
SCTDR, then clear TDRE to 0.
To output a break at the end of
serial transmission: Set the
SCPDR and SCPCR, then clear
the TE bit to 0 in SCSCR. For
SCPCR and SCPDR settings,
see section 14.3.8, SC Port Control
Register (SCPCR), and section
14.3.9, SC Port Data Register
(SCPDR).

Related parts for HD6417706F133