HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 208

• Manufacturer Part Number: HD6417706F133
• Description: IC SUPERH MPU ROMLESS 176LQFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417706F133

• Core Processor: SH-3
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: EBI/EMI, FIFO, SCI, SmartCard
• Peripherals: DMA, POR, WDT
• Number Of I /o: 103
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.75 V ~ 2.05 V
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 176-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

Section 7 User Break Controller
7.3.7
Break Condition Specified to a CPU Instruction Fetch Cycle
1. Register specifications
2. Register specifications
Rev. 5.00 May 29, 2006 page 158 of 698
REJ09B0146-0500
BARA = H'00000404, BAMRA = H'00000000, BBRA = H'0054, BARB = H'00008010,
BAMRB = H'00000006, BBRB = H'0054, BDRB = H'00000000, BDMRB = H'00000000,
BRCR = H'00300400
Specified conditions: Channel A/channel B independent mode
•
•
A user break occurs after an instruction of address H'00000404 is executed or before
instructions of adresses H'00008010 to H'00008016 are executed.
BARA = H'00037226, BAMRA = H'00000000, BBRA = H'0056, BARB = H'0003722E,
BAMRB = H'00000000, BBRB = H'0056, BDRB = H'00000000, BDMRB = H'00000000,
BRCR = H'00000008, BASRA = H'80, BASRB = H'70
Specified conditions: Channel A/channel B sequence mode
•
•
An instruction with ASID = H'80 and address H'00037226 is executed, and a user break occurs
before an instruction with ASID = H'70 and address H'0003722E is executed.
Address:
Bus cycle: CPU/instruction fetch (after instruction execution)/read (operand size is not
No ASID check is included
Address:
Data:
Bus cycle: CPU/instruction fetch (before instruction execution)/read (operand size is not
No ASID check is included
Address:
Bus cycle: CPU/instruction fetch (before instruction execution)/read/word
Address:
Data:
Bus cycle: CPU/instruction fetch (before instruction execution)/read/word
Channel A
Channel B
Channel A
Channel B
Usage Examples
H'00000404, Address mask: H'00000000
included in the condition)
H'00008010, Address mask: H'00000006
H'00000000, Data mask: H'00000000
included in the condition)
H'00037226, Address mask: H'00000000, ASID = H'80
H'0003722E, Address mask: H'00000000, ASID = H'70
H'00000000, Data mask: H'00000000