HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 605

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
21.3
The H-UDI has the following registers. Refer to section 23, List of Registers, for more details of
the addresses and access sizes.
21.3.1
The bypass register is a 1-bit register that cannot be accessed by the CPU. When the SDIR is set to
the bypass mode, the SDBPR is connected between H-UDI pins TDI and TDO.
21.3.2
The instruction register (SDIR) is a 16-bit read-only register. The register is in bypass mode in its
initial state. It is initialized by TRST or in the TAP test-logic-reset state, and can be written by the
H-UDI irrespective of the CPU mode. Operation is not guaranteed when a reserved command is
set to this register.
Legend: X: Don't care
Bit
15
14
13
12
11 to 0 —
Bypass register (SDBPR)
Instruction register (SDIR)
Boundary register (SDBSR)
Bit Name
TI3
TI2
TI1
TI0
Register Description
Bypass Register (SDBPR)
Instruction Register (SDIR)
Initial Value
1
1
1
1
All 1
R/W Description
R
R
R
R
R
Test Instruction Bits
Cannot be written by the CPU.
0000: EXTEST
0100: SAMPLE/PRELOAD
0101: Reserved (Setting prohibited)
0110: H-UDI reset negate
0111: H-UDI reset assert
100X: Reserved (Setting prohibited)
101X: H-UDI interrupt
110X: Reserved (Setting prohibited)
1110: Reserved (Setting prohibited)
1111: Bypass mode (initial value)
0001: Recovery from sleep
Reserved
These bits are always read as 1.
Section 21 User Debugging Interface (H-UDI)
Rev. 5.00 May 29, 2006 page 555 of 698
REJ09B0146-0500

Related parts for HD6417706F133