HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 593

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
19.6.4
The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog
input at a time t
shows the A/D conversion timing. Table 19.3 indicates the A/D conversion time.
As indicated in figure 19.8, the A/D conversion time includes t
length of t
time therefore varies within the ranges indicated in table 19.3.
In multi mode and scan mode, the values given in table 19.3 apply to the first conversion. In the
second and subsequent conversions the conversion time is fixed at 512 states when CKS = 0 or
256 states when CKS = 1.
Channel 0 (AN
Channel 1 (AN
Channel 2 (AN
Channel 3 (AN
ADDRC *
ADDRD *
ADDRA *
ADDRB *
operating
operating
operating
operating
ADST
ADF
Input Sampling and A/D Conversion Time
D
0
1
2
3
2
2
2
2
)
)
)
)
varies depending on the timing of the write access to ADCSR. The total conversion
Notes: 1. Downward arrows indicate instruction executed by software.
Figure 19.7 Example of A/D Converter Operation (Scan Mode,
D
after the ADST bit in ADCSR is set to 1, then starts conversion. Figure 19.8
2. Data is ignored during conversion.
Waiting
Waiting
Waiting
Waiting
A/D conversion 1
Set *
Channels AN0 to AN2 Selected)
1
A/D conversion 2
Transfer
Waiting
Continuous A/D conversion
A/D conversion 3
A/D conversion result 1
Rev. 5.00 May 29, 2006 page 543 of 698
Waiting
A/D conversion 4
D
and the input sampling time. The
Section 19 A/D Converter (ADC)
A/D conversion 5
A/D conversion result 2
A/D conversion result 3
A/D conversion result 4
REJ09B0146-0500
Clear *
1
Waiting
Waiting
Waiting
Clear *
1

Related parts for HD6417706F133