EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 1062
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 1062 of 1154
- Download datasheet (32Mb)
3–6
Table 3–1. MegaWizard Plug-In Manager Options (Page 3) (Part 2 of 2)
Stratix IV Device Handbook Volume 3
What are the features to
be reconfigured by the
reconfig controller?
What are the features to
be reconfigured by the
reconfig controller?
ALTGX_RECONFIG
Setting
This feature is always enabled by default:
■
These features are available for selection:
■
■
■
■
■
Offset Cancellation for Receiver Channels—After the
device powers up, the dynamic reconfiguration
controller performs offset cancellation on the receiver
portion of all the transceiver channels controlled by it.
Analog Controls—Allows dynamic reconfiguration of
PMA controls such as Equalization, Pre-emphasis, DC
Gain, and voltage offset differential (VOD).
Data rate division in TX—Allows dynamic
reconfiguration of the transmitter local divider settings
to 1, 2, or 4. The transmitter channel data rate is
reconfigured based on the local divider settings.
Channel and TX PLL select/reconfig—The following
features are available under this option:
■
■
■
■
Adaptive Equalization Control —Allows you to
reconfigure the adaptive equalization hardware (AEQ) in
the receiver portion of the transceivers. Enable one
time mode for a single channel mode is a single stable
equalization value is set up and locked for the specified
channel by the AEQ hardware.
EyeQ control—Allows you to reconfigure the EyeQ
hardware in the receiver portion of the transceivers.
CMU PLL Reconfiguration—Allows you to
dynamically reconfigure the clock multiplier unit
(CMU) phase-locked loop (PLL) to a different data
rate.
Channel and CMU PLL reconfiguration—Allows the
dynamic reconfiguration of the transceiver channel
from one functional mode to another and also the
CMU PLL reconfiguration.
Channel reconfiguration with TX PLL select—
Allows you to select additional transmitter PLLs for
the transceiver channel and reconfigure the
functional mode of the channel.
Central Control Unit reconfiguration—Allows you
to reconfigure bonded mode configurations from
one to another.
Description
Chapter 3: ALTGX_RECONFIG Megafunction User Guide for Stratix IV Devices
“Offset Cancellation” section of the
Dynamic Reconfiguration in
Stratix IV Devices
“PMA Controls Reconfiguration
Mode Details” section, “Data Rate
Division in Transmitter Mode
Details” section, “CMU PLL
Reconfiguration Mode Details’”
section, “Channel and CMU PLL
Reconfiguration Mode Details”
section, “Channel reconfiguration
with TX PLL Select Mode Details”
section, and the “Adaptive
Equalization (AEQ)” section in the
Dynamic Reconfiguration in
Stratix IV Devices
“EyeQ” section in the
Reconfiguration in Stratix IV
Devices
February 2011 Altera Corporation
chapter.
Reference
Dynamic Reconfiguration
chapter.
chapter.
Dynamic
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: