EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 517

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
February 2011 Altera Corporation
By default, the Stratix IV GX and GT receiver assumes a LSB-to-MSB transmission. If
the transmission order is MSB-to-LSB, the receiver forwards the bit-flipped version of
the parallel data to the FPGA fabric on the rx_dataout port. The receiver bit reversal
feature is available to correct this situation.
The receiver bit reversal feature is available through the rx_revbitordwa port only in
Basic single-width and double-width modes with the word aligner configured in
bit-slip mode. When the rx_revbitordwa signal is driven high in Basic single-width
mode, the 8-bit or 10-bit data D[7:0] or D[9:0] at the output of the word aligner gets
rewired to D[0:7] or D[0:9], respectively. When the rx_revbitordwa signal is driven
high in Basic double-width mode, the 16-bit or 20-bit data D[15:0] or D[19:0] at the
output of the word aligner gets rewired to D[0:15] or D[0:19], respectively.
Flipping the parallel data using this feature allows the receiver to forward the correct
bit-ordered data to the FPGA fabric on the rx_dataout port in the case of MSB-to-LSB
transmission.
Figure 1–55
datapath configurations.
Figure 1–55. Receiver Bit Reversal in Single-Width Mode
Receiver Bit Reversal
shows the receiver bit reversal feature in Basic single-width 10-bit wide
Output of Word Aligner before
RX bit reversal
D[9]
D[8]
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
rx_revbitordwa = high
Output of Word Aligner after RX
Stratix IV Device Handbook Volume 2: Transceivers
bit reversal
D[0]
D[1]
D[2]
D[3]
D[4]
D[5]
D[6]
D[7]
D[8]
D[9]
1–73

Related parts for EP4SE530H40I3