EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 560
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 560 of 1154
- Download datasheet (32Mb)
1–116
Figure 1–97. Transceiver Configurations in Basic Single-Width Mode with a 10-Bit PMA-PCS Interface for Stratix IV GT
Devices
Note to
(1) The maximum data rate specification shown in
Stratix IV Device Handbook Volume 2: Transceivers
(FPGA Fabric-Transceiver
(FPGA Fabric-Transceiver
Interface Clock Cycles)
Interface Clock Cycles)
(1)
(1)
TX PCS Latency
Interface Frequency
RX PCS Latency
Interface Frequency
Interface Frequency
other speed grades offered, refer to the
Data Rate (Gbps)
Low-Latency PCS
Channel Bonding
Rate Match FIFO
Encoder/Decoder
(Pattern Length)
Interface Width
FPGA Fabric-
FPGA Fabric-
Interface Width
FPGA Fabric-
Byte Ordering
Transceiver
Transceiver
FPGA Fabric
Word Aligner
Byte SerDes
Transceiver
Figure
Data Rate
PMA-PCS/Fabric
PMA-PCS
Interface Width
(MHz)
Functional
8B/10B
Modes
1–97:
9 - 11
Disabled
Disabled
0.6 - 2.5
8-bit
248 .8 -
5 - 6
10-bit
250
Disabled
Disabled
Single
Width
Manual Alignment
0.6 - 3.75
Disabled
4 - 5.5
Enabled
6 - 8
10-bit
124.4 –
20-bit
187.5
(7-bit, 10-bit)
Basic
16-bit
9 - 11
Disabled
Disabled
0.6 - 2.5
248 .8 -
5 - 6
8-bit
250
Double
Disabled
Width
Enabled
DC and Switching Characteristics
20-bit
0.6 - 3.75
Disabled
Enabled
4 - 5.5
124 .4 –
Stratix IV GT Configurations
6 - 8
16-bit
187.5
Figure 1–97
8
Disabled
Disabled
9 - 11
0.6 - 2.5
248.8 -
5 - 6
10-bit
250
Disabled
Disabled
0.6 - 3.75
Disabled
Enabled
4 - 5.5
124.4 –
6 - 8
20-bit
187.5
(7-bit, 10-bit)
Disabled
is valid only for the -2 (fastest) speed grade devices. For data rate specifications for
Bit-Slip
Disabled
0.6 - 2.5
Disabled
9 - 11
248.8 -
5 - 6
8-bit
250
Disabled
Enabled
PIPE
10-bit
0.6 - 3.75
Enabled
Disabled
124.4 –
6 - 8
4 - 5
16-bit
187.5
chapter.
XAUI
10-bit
9 - 11
Disabled
Disabled
0.6 - 2.5
248.8 -
5 - 6
10-bit
600 Mbps - 3.75 Gbps
250
Protocol
Disabled
Disabled
Basic Single Width
SRIO
10-bit
10-bit PMA-PCS
Interface Width
Chapter 1: Transceiver Architecture in Stratix IV Devices
x1, x4, x8
Enabled
0.6 - 3.75
Disabled
124 .4 –
4 - 5.5
6 - 8
20-bit
187.5
SONET
Synchronization
/SDH
8-bit
State Machine
(7-bit, 10-bit)
Automatic
Disabled
0.6 - 2.5
9 - 11
Disabled
248.8 -
5 - 6
8-bit
250
16-bit
(OIF)
CEI
Disabled
Disabled
16-bit
4 - 5.5
124.4 –
6 - 8
187 .5
10-bit
SDI
0.6 - 3.75
Enabled
Enabled
February 2011 Altera Corporation
4 - 5.5
6 - 8
124.4 –
10-Bit
Enabled
16-bit
187.5
Deterministic
Latency
Transceiver Block Architecture
Disabled
Disabled
20-Bit
0.6 - 2.5
248.8 -
5 - 6
20 -
8-bit
24
250
Enabled
0.6 - 3.75
Disabled
11.5 -
Enabled
14.5
124.4 –
4 - 5.5
16-bit
187 .5
Disabled
0.6 - 2.5
Disabled
3 - 4
10-bit
248.8 -
4 - 5
250
Disabled
Disabled
Disabled
Enabled
4 - 5
4 - 5
4 - 5
0.6 - 3.75
3 - 4. 5
Enabled
Disabled
4 - 5.5
124.4 –
20-bit
187.5
4 - 5.5
4 - 5.5
4 - 5.5
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: