EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 68

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
3–12
Figure 3–10. Simple Dual-Port Timing Waveforms
Figure 3–11. Mixed-Port Read-During-Write Timing Waveforms
Stratix IV Device Handbook Volume 1
q (asynch)
q (asynch)
wraddress
wraddress
rdaddress
rdaddress
wrclock
wrclock
rdclock
rdclock
wren
data
wren
data
rden
rden
din-1
doutn-1
din-1
doutn-1
an-1
an-1
Figure 3–10
dual-port mode with unregistered outputs. Registering the RAM outputs simply
delays the q output by one clock cycle.
Figure 3–11
mode with unregistered outputs.
bn
bn
an
an
din
din
shows timing waveforms for read and write operations in mixed-port
shows timing waveforms for read and write operations in simple
doutn
doutn
b0
b0
a0
a0
a1
a1
Chapter 3: TriMatrix Embedded Memory Blocks in Stratix IV Devices
dout0
dout0
a2
b1
a2
b1
a3
a3
din4
din4
b2
b2
a4
a4
February 2011 Altera Corporation
din5
din5
a5
a5
b3
b3
a6
a6
din6
din6
Memory Modes

Related parts for EP4SE530H40I3