EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 757
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 757 of 1154
- Download datasheet (32Mb)
Chapter 3: Configuring Multiple Protocols and Data Rates in Stratix IV Devices
Creating Transceiver Channel Instances
Creating Transceiver Channel Instances
General Requirements to Combine Channels
February 2011 Altera Corporation
Transmitter Buffer Voltage (V
Transceiver Analog Power (V
f
1
The two ways you can instantiate multiple transceiver channels in the General screen
of the ALTGX MegaWizard Plug-In Manager are:
■
■
When you create instances using the above methods, you can force the placement of
up to four transceiver channels within the same transceiver block. Do this by
assigning the tx_dataout and rx_datain ports of the channel instances to a single
transceiver bank. If you do not assign pins to the tx_dataout and rx_datain ports, the
Quartus II software chooses default pin assignments. When you compile the design,
the Quartus II software combines multiple channel instances within the same
transceiver block if the instances meet specific requirements. The following sections
explain these requirements for different transceiver configurations.
When you create multiple ALTGX instances, the Quartus II software requires that you
to set identical values for the following parameters and signals to combine the ALTGX
instances within the same transceiver block or in transceiver blocks on the same side
of the device. The following sections describe these requirements.
The Stratix IV GX device provides you the option to select 1.4 V or 1.5 V for the V
supply through the ALTGX MegaWizard Plug-In Manager. The Stratix IV GT device
only allows 1.4 V for the V
same transceiver block, the Quartus II software requires that you to set the same V
value in all the channel instances.
The data rate of the transmitter channel is limited based on the V
For the data rate restrictions, refer to the
Devices
The Stratix IV GX and GT device contains two different power supply pins, VCCA_L
and VCCA_R that provide power to the PMA blocks in all the transceiver channels on
the left and right sides of the device, respectively.
In the What is the number of channels? option, select the required value. This
method creates all the transceiver channels with identical configurations. For an
example, refer to
Blocks” on page
In the What is the number of channels? option, select 1 and create a single
channel transceiver instance. To instantiate additional transceiver channels with
an identical configuration, select the created ALTGX instance multiple times. If
you need additional transceiver channels with different configurations, create
separate ALTGX megafunction instances with different settings and use them in
your design.
chapter.
3–13.
“Combining Transceiver Instances in Multiple Transceiver
CCA_L/R
CCH
CCH
)
supply. To combine the channel instances within the
)
DC and Switching Characteristics for Stratix IV
Stratix IV Device Handbook Volume 2: Transceivers
CCH
value selected.
CCH
CCH
3–3
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: