EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 702
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 702 of 1154
- Download datasheet (32Mb)
2–30
Stratix IV Device Handbook Volume 2: Transceivers
f
1
1
The eight bonded channels are located in two transceiver blocks, referred to as the
master transceiver block and the slave transceiver block, with four channels each.
When clocked using a CMU PLL, the CMU0 clock divider in CMU0 channel of the master
transceiver block drives the high-speed serial clock and low-speed parallel clock on
the xN_Top clock line. The serializer in the transmitter channel PMA of all eight
bonded channels uses the same low-speed parallel clock and high-speed serial clock
driven by the CMU0 channel of the master transceiver block on the xN_Top clock line.
The low-speed parallel clock from CMU0 channel of the master transceiver block clocks
the 8B/10B encoder and the write port of the byte serializer (if enabled) in the
transmitter channel PCS of all eight channels.
Depending on whether you use the byte serializer or not, the low-speed parallel clock
(when you do not use the byte serializer) or a divide-by-two version of the low-speed
parallel clock (when you use the byte serializer) from the CMU0 clock divider block
clocks the read port of the transmitter phase compensation FIFO in all eight bonded
channels. This clock is driven directly on the coreclkout port as the FPGA
fabric-Transceiver interface clock. You can use the coreclkout signal to clock the
transmitter data and control logic in the FPGA fabric for all eight bonded channels.
If you choose the ATX PLL to generate the transceiver clocks for the ×8 bonded
channels, Altera recommends placing the ATX PLL between the master and slave
transceiver block to minimize transmitter channel-to-channel skew. In this
configuration, the ATX PLL block drives the high-speed serial clock and low-speed
parallel clock to the master transceiver block on the ×N_Bottom lines. It drives the
high-speed serial clock and low-speed parallel clock to the slave transceiver block on
the ×N_Top lines.
For more information, refer to the
Stratix IV Devices
In PCIe ×8 and Basic ×8 bonded channel configurations, the transmitter phase
compensation FIFOs in all eight bonded channels share common read and write
pointers and enable signals generated in the CCU of the master transceiver block. This
ensures equal transmitter phase compensation FIFO latency across all eight bonded
channels, resulting in low transmitter channel-to-channel skew.
The difference in clock routing delays between the ×4 clock lines and the ×N clock
lines can result in higher transmitter channel-to-channel skew. To compensate for this
difference in clock routing delays between the ×4 and the ×N clock lines, the Stratix IV
transceivers introduce a fixed amount of delay in the ×4 clock lines of the transceiver
block whose CMU0 channel generates the transceiver clocks in Basic ×8 bonded channel
configuration.
chapter.
Configuring Multiple Protocols and Data Rates in
Chapter 2: Transceiver Clocking in Stratix IV Devices
Transceiver Channel Datapath Clocking
February 2011 Altera Corporation
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: