EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 871
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 871 of 1154
- Download datasheet (32Mb)
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Dynamic Reconfiguration Modes Implementation
Table 5–7. Channel Reconfiguration Classifications
February 2011 Altera Corporation
■
■
■
By reconfiguring the CMU PLL connected to the
transceiver channel.
By selecting the alternate CMU PLL in the transceiver
block to supply clocks to the transceiver channel.
Every transmitter channel has one local clock divider.
Similarly, every receiver channel has one local clock
divider. You can reconfigure the data rate of a transceiver
channel by reconfiguring these local clock dividers to 1,
2, or 4. When you reconfigure these local clock dividers,
ensure that the functional mode of the transceiver
channel supports the reconfigured data rate.
1
1
1
1
Data Rate Reconfiguration
Channel and CMU PLL reconfiguration mode only affects the channel involved in the
reconfiguration (the transceiver channel specified by the logical_channel_address
port), without affecting the remaining transceiver channels controlled by the dynamic
reconfiguration controller.
You cannot reconfigure the auxiliary transmit (ATX) PLLs in Stratix IV transceivers.
Channel Reconfiguration Classifications
Table 5–7
In addition to the categories mentioned, you can also choose to reconfigure both the
data rate and functional mode of a transceiver channel.
For the following sections, assume that the transceiver channel has the Receiver and
Transmitter configuration in the ALTGX MegaWizard Plug-In Manager, unless
specified as Transmitter only or Receiver only.
The blocks that are reconfigured by this dynamic reconfiguration mode are the PCS
and PMA blocks of a transceiver channel, the local divider settings of the transmitter
and receiver channel, and the CMU PLL.
Blocks Reconfigured in Channel and CMU PLL Reconfiguration Mode
lists the classification for channel and CMU PLL reconfiguration mode.
■
■
Use this feature to reconfigure the existing functional
mode of the transceiver channel to a totally different
functional mode.
There is no limit to the number of functional modes you
can reconfigure the transceiver channel to if the various
clocks involved support the transition. For more
information about core clocks, refer to
“Clocking/Interface Options” on page
Functional Mode Reconfiguration
Stratix IV Device Handbook Volume 2: Transceivers
5–30.
5–25
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: