EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 485

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
Figure 1–36. Receiver Input Buffer
Table 1–17. Electrical Features Supported by the Receiver Input Buffer for Stratix IV GX and GT Devices
February 2011 Altera Corporation
Stratix IV GX
0.6 Gbps to
8.5 Gbps
Stratix IV GT
0.6 Gbps to
11.3 Gbps
Note to
(1) Programmable equalization settings are 0 to 16 dB for Stratix IV GX and GT devices.
Data Rate
Table
1–17:
From Serial Data
(rx_datain)
Input Pins
I/O Standard
1.4 V PCML
1.5 V PCML
2.5 V PCML
1.4 V PCML
Table 1–17
input buffer.
The Stratix IV GX and GT receiver buffers support the following features:
LVPECL
LVDS
LVDS
Programmable differential OCT
Programmable V
AC and DC coupling
Programmable equalization and DC gain
Signal threshold detection circuitry
Receiver Input Buffer
lists the electrical features supported by the Stratix IV GX and GT receiver
120/150-
85/100/
Vcm
RX
Ω
Differential OCT with
85, 100, 120, 150
85, 100, 120, 150
85, 100, 120, 150
85, 100, 120, 150
85, 100, 120, 150
85, 100, 120, 150
85, 100, 120, 150
Calibration (Ω)
0.82/1.1-V
CM
the Reverse Serial Loopback (Pre-CDR)
To the Transmitter Output Buffer in
Configuration
V
CM
0.82
0.82
0.82
0.82
0.82
1.1
1.1
Equalization
Threshold
Detection
(V)
DC Gain
Circuitry
Circuitry
Signal
and
Stratix IV Device Handbook Volume 2: Transceivers
Coupling
AC, DC
AC, DC
AC, DC
AC, DC
AC, DC
AC
AC
To CDR
Signal Detect
Programmable
DC Gain (dB)
(Note 1)
up to 16
up to 16
up to 16
up to 16
up to 16
up to 16
up to 16
1–41

Related parts for EP4SE530H40I3